[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-id: <534E582E.2030108@samsung.com>
Date: Wed, 16 Apr 2014 19:15:10 +0900
From: Chanwoo Choi <cw00.choi@...sung.com>
To: Chanwoo Choi <cw00.choi@...sung.com>,
Tomasz Figa <t.figa@...sung.com>,
Linus Walleij <linus.walleij@...aro.org>
Cc: linux-kernel@...r.kernel.org, linux-samsung-soc@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org, kyungmin.park@...sung.com,
Thomas Abraham <thomas.abraham@...aro.org>,
Kukjin Kim <kgene.kim@...sung.com>
Subject: Re: [PATCHv2] pinctrl: exynos: Add driver data for Exynos3250
Hi Linus Walleij,
I sent this patch with minor modification.
Any comment of this patch?
Best Regards,
Chanwoo Choi
On 04/14/2014 10:45 AM, Chanwoo Choi wrote:
> From: Tomasz Figa <t.figa@...sung.com>
>
> This patch adds driver data (bank list and EINT layout) for Exynos3250
> to pinctrl-exynos driver. Exynos3250 includes 158 multi-functional input/output
> ports. There are 23 general port groups.
>
> Changes from v1:
> - Add signed-off of sender
> - Post only separated patch for pinctrl from following patchset(v1)
> : https://lkml.org/lkml/2014/4/10/286
>
> Cc: Thomas Abraham <thomas.abraham@...aro.org>
> Cc: Linus Walleij <linus.walleij@...aro.org>
> Cc: Kukjin Kim <kgene.kim@...sung.com>
> Signed-off-by: Tomasz Figa <t.figa@...sung.com>
> Signed-off-by: Chanwoo Choi <cw00.choi@...sung.com>
> Acked-by: Kyungmin Park <kyungmin.park@...sung.com>
> ---
> drivers/pinctrl/pinctrl-exynos.c | 67 +++++++++++++++++++++++++++++++++++++++
> drivers/pinctrl/pinctrl-samsung.c | 2 ++
> drivers/pinctrl/pinctrl-samsung.h | 1 +
> 3 files changed, 70 insertions(+)
>
> diff --git a/drivers/pinctrl/pinctrl-exynos.c b/drivers/pinctrl/pinctrl-exynos.c
> index 07c8130..9609c23 100644
> --- a/drivers/pinctrl/pinctrl-exynos.c
> +++ b/drivers/pinctrl/pinctrl-exynos.c
> @@ -718,6 +718,73 @@ struct samsung_pin_ctrl s5pv210_pin_ctrl[] = {
> },
> };
>
> +/* pin banks of exynos3250 pin-controller 0 */
> +static struct samsung_pin_bank exynos3250_pin_banks0[] = {
> + EXYNOS_PIN_BANK_EINTG(8, 0x000, "gpa0", 0x00),
> + EXYNOS_PIN_BANK_EINTG(6, 0x020, "gpa1", 0x04),
> + EXYNOS_PIN_BANK_EINTG(8, 0x040, "gpb", 0x08),
> + EXYNOS_PIN_BANK_EINTG(5, 0x060, "gpc0", 0x0c),
> + EXYNOS_PIN_BANK_EINTG(5, 0x080, "gpc1", 0x10),
> + EXYNOS_PIN_BANK_EINTG(4, 0x0a0, "gpd0", 0x14),
> + EXYNOS_PIN_BANK_EINTG(4, 0x0c0, "gpd1", 0x18),
> +};
> +
> +/* pin banks of exynos3250 pin-controller 1 */
> +static struct samsung_pin_bank exynos3250_pin_banks1[] = {
> + EXYNOS_PIN_BANK_EINTN(8, 0x120, "gpe0"),
> + EXYNOS_PIN_BANK_EINTN(8, 0x140, "gpe1"),
> + EXYNOS_PIN_BANK_EINTN(3, 0x180, "gpe2"),
> + EXYNOS_PIN_BANK_EINTG(8, 0x040, "gpk0", 0x08),
> + EXYNOS_PIN_BANK_EINTG(7, 0x060, "gpk1", 0x0c),
> + EXYNOS_PIN_BANK_EINTG(7, 0x080, "gpk2", 0x10),
> + EXYNOS_PIN_BANK_EINTG(4, 0x0c0, "gpl0", 0x18),
> + EXYNOS_PIN_BANK_EINTG(8, 0x260, "gpm0", 0x24),
> + EXYNOS_PIN_BANK_EINTG(7, 0x280, "gpm1", 0x28),
> + EXYNOS_PIN_BANK_EINTG(5, 0x2a0, "gpm2", 0x2c),
> + EXYNOS_PIN_BANK_EINTG(8, 0x2c0, "gpm3", 0x30),
> + EXYNOS_PIN_BANK_EINTG(8, 0x2e0, "gpm4", 0x34),
> + EXYNOS_PIN_BANK_EINTW(8, 0xc00, "gpx0", 0x00),
> + EXYNOS_PIN_BANK_EINTW(8, 0xc20, "gpx1", 0x04),
> + EXYNOS_PIN_BANK_EINTW(8, 0xc40, "gpx2", 0x08),
> + EXYNOS_PIN_BANK_EINTW(8, 0xc60, "gpx3", 0x0c),
> +};
> +
> +/*
> + * Samsung pinctrl driver data for Exynos3250 SoC. Exynos3250 SoC includes
> + * two gpio/pin-mux/pinconfig controllers.
> + */
> +struct samsung_pin_ctrl exynos3250_pin_ctrl[] = {
> + {
> + /* pin-controller instance 0 data */
> + .pin_banks = exynos3250_pin_banks0,
> + .nr_banks = ARRAY_SIZE(exynos3250_pin_banks0),
> + .geint_con = EXYNOS_GPIO_ECON_OFFSET,
> + .geint_mask = EXYNOS_GPIO_EMASK_OFFSET,
> + .geint_pend = EXYNOS_GPIO_EPEND_OFFSET,
> + .svc = EXYNOS_SVC_OFFSET,
> + .eint_gpio_init = exynos_eint_gpio_init,
> + .suspend = exynos_pinctrl_suspend,
> + .resume = exynos_pinctrl_resume,
> + .label = "exynos3250-gpio-ctrl0",
> + }, {
> + /* pin-controller instance 1 data */
> + .pin_banks = exynos3250_pin_banks1,
> + .nr_banks = ARRAY_SIZE(exynos3250_pin_banks1),
> + .geint_con = EXYNOS_GPIO_ECON_OFFSET,
> + .geint_mask = EXYNOS_GPIO_EMASK_OFFSET,
> + .geint_pend = EXYNOS_GPIO_EPEND_OFFSET,
> + .weint_con = EXYNOS_WKUP_ECON_OFFSET,
> + .weint_mask = EXYNOS_WKUP_EMASK_OFFSET,
> + .weint_pend = EXYNOS_WKUP_EPEND_OFFSET,
> + .svc = EXYNOS_SVC_OFFSET,
> + .eint_gpio_init = exynos_eint_gpio_init,
> + .eint_wkup_init = exynos_eint_wkup_init,
> + .suspend = exynos_pinctrl_suspend,
> + .resume = exynos_pinctrl_resume,
> + .label = "exynos3250-gpio-ctrl1",
> + },
> +};
> +
> /* pin banks of exynos4210 pin-controller 0 */
> static struct samsung_pin_bank exynos4210_pin_banks0[] = {
> EXYNOS_PIN_BANK_EINTG(8, 0x000, "gpa0", 0x00),
> diff --git a/drivers/pinctrl/pinctrl-samsung.c b/drivers/pinctrl/pinctrl-samsung.c
> index 0324d4c..3e61d0f 100644
> --- a/drivers/pinctrl/pinctrl-samsung.c
> +++ b/drivers/pinctrl/pinctrl-samsung.c
> @@ -1114,6 +1114,8 @@ static struct syscore_ops samsung_pinctrl_syscore_ops = {
>
> static const struct of_device_id samsung_pinctrl_dt_match[] = {
> #ifdef CONFIG_PINCTRL_EXYNOS
> + { .compatible = "samsung,exynos3250-pinctrl",
> + .data = (void *)exynos3250_pin_ctrl },
> { .compatible = "samsung,exynos4210-pinctrl",
> .data = (void *)exynos4210_pin_ctrl },
> { .compatible = "samsung,exynos4x12-pinctrl",
> diff --git a/drivers/pinctrl/pinctrl-samsung.h b/drivers/pinctrl/pinctrl-samsung.h
> index bab9c21..b3e41fa 100644
> --- a/drivers/pinctrl/pinctrl-samsung.h
> +++ b/drivers/pinctrl/pinctrl-samsung.h
> @@ -251,6 +251,7 @@ struct samsung_pmx_func {
> };
>
> /* list of all exported SoC specific data */
> +extern struct samsung_pin_ctrl exynos3250_pin_ctrl[];
> extern struct samsung_pin_ctrl exynos4210_pin_ctrl[];
> extern struct samsung_pin_ctrl exynos4x12_pin_ctrl[];
> extern struct samsung_pin_ctrl exynos5250_pin_ctrl[];
>
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists