lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Wed, 07 May 2014 17:52:35 +0200 From: Paolo Bonzini <pbonzini@...hat.com> To: Nadav Amit <namit@...technion.ac.il>, mtosatti@...hat.com, hpa@...or.com CC: gleb@...nel.org, tglx@...utronix.de, mingo@...hat.com, x86@...nel.org, kvm@...r.kernel.org, linux-kernel@...r.kernel.org Subject: Re: [PATCH 4/5] KVM: x86: Wrong register masking in 64-bit mode Il 07/05/2014 14:32, Nadav Amit ha scritto: > 32-bit operations are zero extended in 64-bit mode. Currently, the code does > not handle them correctly and keeps the high bits. In 16-bit mode, the high > 32-bits are kept intact. > > In addition, although it is not well-documented, when address override prefix > is used with REP-string instruction, RCX high half is zeroed even if ECX was > zero on the first iteration (as if an assignment was performed to ECX). Is this true even for REPZ and ZF=0 or REPNZ and ZF=1? Paolo -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists