[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-ID: <CAJgR-Bi2HX+aYVabaFLyu9QAnAS4RmQ7DvBtDHOawkfi08zycA@mail.gmail.com>
Date: Tue, 8 Jul 2014 09:02:14 -0500
From: Jon Loeliger <loeliger@...il.com>
To: linux-kernel@...r.kernel.org, devicetree@...r.kernel.org
Cc: Thomas Gleixner <tglx@...utronix.de>,
Jason Cooper <jason@...edaemon.net>,
Rob Herring <robh+dt@...nel.org>,
Grant Likely <grant.likely@...aro.org>
Subject: Questions About a Semi-Soft irqchip Device
Folks,
I have a few questions about an interrupt controller IP block
that I would like to support in an ARM SoC port.
My IP block provides software-assignable interrupts. That
is, I have a large pool of interrupt sources, and a large pool
of interrupt bits in the controller, but they are not physically
tied together. Instead they are assigned by some driver as it
initializes and allocates resources. This, I think, means that
I can not describe the interrupt bindings in the DTS file.
So, my first question is: Should I still write an irqchip device
for this IP block and represent it in the device tree, even
though I will not be able to use it as the referee of an
interrupt = < ... > binding? I think I should primarily because
other drivers will still need to set up IRQ handling through
this device.
Another question: This device has a muti-32-bit-word
bit-field representation for the interrupt lines. It has a
parallel array of words for clearing the interrupt. Is there
an existing irqchip that I can directly leverage that fits
that description?
Thank you,
jdl
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists