[<prev] [next>] [thread-next>] [day] [month] [year] [list]
Message-Id: <1409644218-13677-1-git-send-email-boris.brezillon@free-electrons.com>
Date: Tue, 2 Sep 2014 09:50:13 +0200
From: Boris BREZILLON <boris.brezillon@...e-electrons.com>
To: Nicolas Ferre <nicolas.ferre@...el.com>,
Jean-Christophe Plagniol-Villard <plagnioj@...osoft.com>,
Alexandre Belloni <alexandre.belloni@...e-electrons.com>,
Andrew Victor <linux@...im.org.za>,
Mike Turquette <mturquette@...aro.org>
Cc: linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
Gaël PORTAY <gael.portay@...il.com>,
Boris BREZILLON <boris.brezillon@...e-electrons.com>
Subject: [PATCH 0/5] clk: at91: fix USB clk support on at91rm9200/sam9 SoCs
Hi,
This patch series fixes several bugs in the PLL driver preventing a proper
set_rate on the PLL clk.
It also enables propagation of set_rate request on the USB clk in order to
configure the PLL rate according to the USB block requirement (48 MHz).
Note that existing kernels, relying on the PLL configuration made by the
the bootloader should not be impacted by this bug, but others (those
directly booting from at91bootstrap or not enabling USB support in the
bootloader) will be.
This bug was reported by Gaël, who's directly booting the kernel from the
bootstrap.
Best Regards,
Boris
Boris BREZILLON (5):
clk: at91: fix PLL_MAX_COUNT macro definition
clk: at91: rework PLL rate calculation
clk: at91: fix recalc_rate implementation of PLL driver
clk: at91: rework rm9200 USB clock to propagate set_rate to the parent
clk
clk: at91: fix div by zero in USB clock driver
drivers/clk/at91/clk-pll.c | 160 +++++++++++++++++++++++----------------------
drivers/clk/at91/clk-usb.c | 20 ++++--
2 files changed, 96 insertions(+), 84 deletions(-)
--
1.9.1
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists