lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <54212840.60508@st.com>
Date:	Tue, 23 Sep 2014 09:58:56 +0200
From:	Gabriel Fernandez <gabriel.fernandez@...com>
To:	Maxime Coquelin <maxime.coquelin@...com>,
	Srinivas Kandagatla <srinivas.kandagatla@...il.com>,
	Patrice Chotard <patrice.chotard@...com>,
	Rob Herring <robh+dt@...nel.org>,
	Pawel Moll <pawel.moll@....com>,
	Mark Rutland <mark.rutland@....com>,
	Ian Campbell <ijc+devicetree@...lion.org.uk>,
	Kumar Gala <galak@...eaurora.org>,
	Russell King <linux@....linux.org.uk>, <olof@...om.net>
Cc:	<linux-arm-kernel@...ts.infradead.org>, <kernel@...inux.com>,
	<devicetree@...r.kernel.org>, <linux-kernel@...r.kernel.org>,
	Lee Jones <lee.jones@...aro.org>,
	Gabriel Fernandez <gabriel.fernandez@...aro.org>,
	Olivier Bideau <olivier.bideau@...com>
Subject: Re: [RESEND PATCH 1/4] ARM: STi: DT: STiH407: 407 DT Entry for clockgen
 A0

Thanks Maxime !

On 09/23/2014 09:44 AM, Maxime Coquelin wrote:
>
>
> On 08/25/2014 04:44 PM, Gabriel FERNANDEZ wrote:
>> Patch adds DT entries for clockgen A0
>>
>> Signed-off-by: Gabriel Fernandez <gabriel.fernandez@...aro.org>
>> Signed-off-by: Olivier Bideau <olivier.bideau@...com>
>> ---
>>   arch/arm/boot/dts/stih407-clock.dtsi | 32 
>> ++++++++++++++++++++++++++++++++
>>   1 file changed, 32 insertions(+)
>>
>> diff --git a/arch/arm/boot/dts/stih407-clock.dtsi 
>> b/arch/arm/boot/dts/stih407-clock.dtsi
>> index 800f46f..e03e86e 100644
>> --- a/arch/arm/boot/dts/stih407-clock.dtsi
>> +++ b/arch/arm/boot/dts/stih407-clock.dtsi
>> @@ -7,6 +7,10 @@
>>    */
>>   / {
>>       clocks {
>> +        #address-cells = <1>;
>> +        #size-cells = <1>;
>> +        ranges;
>> +
>>           /*
>>            * Fixed 30MHz oscillator inputs to SoC
>>            */
>> @@ -35,5 +39,33 @@
>>               clock-frequency = <200000000>;
>>               clock-output-names = "clk-s-icn-reg-0";
>>           };
>> +
>> +        /*
>> +         * ClockGenAs on SASG2
>> +         */
> Note that I removed this comment since no SASG2 on STiH407.
>
>> +        clockgen-a@...ff000 {
>> +            compatible = "st,clkgen-c32";
>> +            reg = <0x90ff000 0x1000>;
> ...

--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ