| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Date: Tue, 4 Nov 2014 11:23:34 +0100 From: Linus Walleij <linus.walleij@...aro.org> To: Mika Westerberg <mika.westerberg@...ux.intel.com> Cc: Alexandre Courbot <gnurou@...il.com>, Heikki Krogerus <heikki.krogerus@...ux.intel.com>, Mathias Nyman <mathias.nyman@...ux.intel.com>, "Rafael J. Wysocki" <rjw@...ysocki.net>, Ning Li <ning.li@...el.com>, Alan Cox <alan@...ux.intel.com>, "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org> Subject: Re: [PATCH v2 2/2] pinctrl: Add Intel Cherryview/Braswell pin controller support On Mon, Nov 3, 2014 at 12:01 PM, Mika Westerberg <mika.westerberg@...ux.intel.com> wrote: > This driver supports the pin/GPIO controllers found in newer Intel SoCs > like Cherryview and Braswell. The driver provides full GPIO support and > minimal set of pin controlling funtionality. > > The driver is based on the original Cherryview GPIO driver authored by Ning > Li and Alan Cox. > > Signed-off-by: Mika Westerberg <mika.westerberg@...ux.intel.com> Simply a beautiful driver for a complex hardware (as pin controllers go) so patch applied. Thanks a lot for you efforts of taking this effort to adapt the embedded Intel to the world of pin control! Yours, Linus Walleij -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists