[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <27247166.7eBDsnluOf@diego>
Date: Sun, 23 Nov 2014 01:56:27 +0100
From: Heiko Stübner <heiko@...ech.de>
To: Julien CHAUVEAU <julien.chauveau@...-technologies.fr>
Cc: Mike Turquette <mturquette@...aro.org>,
"moderated list:ARM/Rockchip SoC..."
<linux-arm-kernel@...ts.infradead.org>,
"open list:ARM/Rockchip SoC..." <linux-rockchip@...ts.infradead.org>,
"open list:COMMON CLK FRAMEWORK" <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH] clk: rockchip: fix rk3188 USB HSIC PHY clock divider
Am Freitag, 21. November 2014, 11:08:47 schrieb Julien CHAUVEAU:
> The USB HSIC PHY clock divider is set in the register RK2928_CLKSEL_CON(11).
>
> Signed-off-by: Julien CHAUVEAU <julien.chauveau@...-technologies.fr>
applied to my clk branch for 3.19
Thanks
Heiko
> ---
> drivers/clk/rockchip/clk-rk3188.c | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/drivers/clk/rockchip/clk-rk3188.c
> b/drivers/clk/rockchip/clk-rk3188.c index 725d841..f27ea47 100644
> --- a/drivers/clk/rockchip/clk-rk3188.c
> +++ b/drivers/clk/rockchip/clk-rk3188.c
> @@ -664,7 +664,7 @@ static struct rockchip_clk_branch rk3188_clk_branches[]
> __initdata = { RK2928_CLKSEL_CON(30), 0, 2, DFLAGS,
> RK2928_CLKGATE_CON(3), 6, GFLAGS),
> DIV(0, "sclk_hsicphy_12m", "sclk_hsicphy_480m", 0,
> - RK2928_CLKGATE_CON(11), 8, 6, DFLAGS),
> + RK2928_CLKSEL_CON(11), 8, 6, DFLAGS),
>
> MUX(0, "i2s_src", mux_pll_src_gpll_cpll_p, 0,
> RK2928_CLKSEL_CON(2), 15, 1, MFLAGS),
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists