linux-kernel - Re: [PATCH 2/3] MIPS: Add full ISA emulator.

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite for Android: free password hash cracker in your pocket

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <alpine.LFD.2.11.1412040310100.22073@eddie.linux-mips.org>
Date:	Thu, 4 Dec 2014 11:49:27 +0000 (GMT)
From:	"Maciej W. Rozycki" <macro@...ux-mips.org>
To:	David Daney <ddaney@...iumnetworks.com>
cc:	Leonid Yegoshin <Leonid.Yegoshin@...tec.com>,
	David Daney <ddaney.cavm@...il.com>, linux-mips@...ux-mips.org,
	Ralf Baechle <ralf@...ux-mips.org>, Zubair.Kakakhel@...tec.com,
	geert+renesas@...der.be, peterz@...radead.org,
	paul.gortmaker@...driver.com, chenhc@...ote.com, cl@...ux.com,
	Ingo Molnar <mingo@...nel.org>, richard@....at,
	zajec5@...il.com, james.hogan@...tec.com, keescook@...omium.org,
	tj@...nel.org, alex@...x-smith.me.uk, pbonzini@...hat.com,
	blogic@...nwrt.org, paul.burton@...tec.com, qais.yousef@...tec.com,
	linux-kernel@...r.kernel.org, markos.chandras@...tec.com,
	dengcheng.zhu@...tec.com, manuel.lauss@...il.com,
	lars.persson@...s.com, David Daney <david.daney@...ium.com>
Subject: Re: [PATCH 2/3] MIPS: Add full ISA emulator.

On Wed, 3 Dec 2014, David Daney wrote:

> > but it doesn't support customized instructions,
> 
> GCC will never put these in the delay slot of a FPU branch, so it is not
> needed.
> 
> > multiple ASEs,
> 
> Same as above.  But any instructions that are deemed necessary can easily be
> added.

 GAS will happily schedule any instruction into a branch delay slot as 
long as the instruction is not architecturally forbidden there (e.g. 
ERET), there is no data dependency with the branch that would affect the 
result produced and the instruction is not an explicit exception trap 
operation (BREAK, SYSCALL, TEQ, etc.).  For some reason, unknown to me all 
MT ASE instructions are disallowed too.  Anything else -- free to go in!

 Of course instructions can be scheduled into branch delay slots manually 
too, in handcoded assembly, and that has to continue working.

  Maciej
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/