lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  PHC 
Open Source and information security mailing list archives
Hash Suite for Android: free password hash cracker in your pocket
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date:	Wed, 24 Dec 2014 17:46:00 +0100
From:	Pavel Machek <>
To:	kernel list <>,,,
Subject: Re: DRAM unreliable under specific access patern


(I added original researches to the list).

I see you have FPGA-based detector, and probably PC based detector,
too. Would it be possible to share sources of the PC based one?


On Wed 2014-12-24 17:38:23, Pavel Machek wrote:
> Hi!
> It seems that it is easy to induce DRAM bit errors by doing repeated
> reads from adjacent memory cells on common hw. Details are at
> . Older memory modules seem to work better, and ECC should detect
> this. Paper has inner loop that should trigger this.
> Workarounds seem to be at hardware level, and tricky, too.
> Does anyone have implementation of detector? Any ideas how to work
> around it in software?
> 									Pavel

(cesky, pictures)
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to
More majordomo info at
Please read the FAQ at

Powered by blists - more mailing lists