[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <2313402.8O0OJYkUeN@vostro.rjw.lan>
Date: Thu, 07 May 2015 22:58:11 +0200
From: "Rafael J. Wysocki" <rjw@...ysocki.net>
To: Joe Konno <joe.konno@...ux.intel.com>
Cc: linux-pm@...r.kernel.org, viresh.kumar@...aro.org,
linux-kernel@...r.kernel.org, kristen@...ux.intel.com
Subject: Re: [PATCH] intel_pstate: set BYT MSR with wrmsrl_on_cpu()
On Thursday, May 07, 2015 09:59:39 AM Joe Konno wrote:
> From: Joe Konno <joe.konno@...el.com>
>
> In instances where the default cpufreq governor is Performance, reading
I'm not really sure what this is about. You're talking about cpufreq governors
and this is an intel_pstate patch. What gives?
> from MSR 0x199 on an applicable multi-core Atom system saw boot-to-boot
> variability in the P-State value set to each logical core. Sometimes
> only one logical core would be set properly, other times two or three.
> There was an assumption in the code that only a thread on the intended
> logical core would be calling the wrmsrl() function. That was disproven
> during debug, as cpufreq, at init, was not always calling from the same
> as the logical core it targeted. Thus, use wrmsrl_on_cpu() instead, as
> done in the core_set_pstate() function.
>
> For: LCK-1822
This tag is meaningless upstream.
> Fixes: 007bea098b86 ("intel_pstate: Add setting voltage value for
> baytrail P states.")
So, you're fixing a function introduced by the above commit, right?
> Signed-off-by: Joe Konno <joe.konno@...el.com>
> ---
> drivers/cpufreq/intel_pstate.c | 2 +-
> 1 file changed, 1 insertion(+), 1 deletion(-)
>
> diff --git a/drivers/cpufreq/intel_pstate.c b/drivers/cpufreq/intel_pstate.c
> index 6414661ac1c4..c45d274a75c8 100644
> --- a/drivers/cpufreq/intel_pstate.c
> +++ b/drivers/cpufreq/intel_pstate.c
> @@ -535,7 +535,7 @@ static void byt_set_pstate(struct cpudata *cpudata, int pstate)
>
> val |= vid;
>
> - wrmsrl(MSR_IA32_PERF_CTL, val);
> + wrmsrl_on_cpu(cpudata->cpu, MSR_IA32_PERF_CTL, val);
So the bug is that this may run on a CPU which is not cpudata->cpu in which
case the write will not happen where it should. Is that correct?
> }
>
> #define BYT_BCLK_FREQS 5
>
--
I speak only for myself.
Rafael J. Wysocki, Intel Open Source Technology Center.
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists