| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <5553C68C.6000000@gmail.com> Date: Wed, 13 May 2015 14:47:56 -0700 From: David Daney <ddaney.cavm@...il.com> To: Leonid Yegoshin <Leonid.Yegoshin@...tec.com> CC: linux-mips@...ux-mips.org, linux-kernel@...r.kernel.org, ralf@...ux-mips.org Subject: Re: [PATCH] MIPS64: 48 bit physaddr support in memory maps On 05/13/2015 11:55 AM, Leonid Yegoshin wrote: > Originally, it was set to 40bits only but I6400 has 48bits of physaddr. > Why not go to the architectural limit of 59 bits? > Signed-off-by: Leonid Yegoshin <Leonid.Yegoshin@...tec.com> > --- > arch/mips/include/asm/addrspace.h | 2 +- > 1 file changed, 1 insertion(+), 1 deletion(-) > > diff --git a/arch/mips/include/asm/addrspace.h b/arch/mips/include/asm/addrspace.h > index ba0925c84b75..d54137602ac5 100644 > --- a/arch/mips/include/asm/addrspace.h > +++ b/arch/mips/include/asm/addrspace.h > @@ -53,7 +53,7 @@ > */ > #define CPHYSADDR(a) ((_ACAST32_(a)) & 0x1fffffff) > #define XPHYSADDR(a) ((_ACAST64_(a)) & \ > - _CONST64_(0x000000ffffffffff)) > + _CONST64_(0x0000ffffffffffff)) > > #ifdef CONFIG_64BIT > > > -- > To unsubscribe from this list: send the line "unsubscribe linux-kernel" in > the body of a message to majordomo@...r.kernel.org > More majordomo info at http://vger.kernel.org/majordomo-info.html > Please read the FAQ at http://www.tux.org/lkml/ > > -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists