[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20150615140503.GD3644@twins.programming.kicks-ass.net>
Date: Mon, 15 Jun 2015 16:05:03 +0200
From: Peter Zijlstra <peterz@...radead.org>
To: Vikas Shivappa <vikas.shivappa@...ux.intel.com>
Cc: linux-kernel@...r.kernel.org, vikas.shivappa@...el.com,
x86@...nel.org, hpa@...or.com, tglx@...utronix.de,
mingo@...nel.org, matt.fleming@...el.com, will.auld@...el.com,
linux-rdt@...ists.intel.com
Subject: Re: [PATCH 10/10] x86/intel_rdt: Intel haswell Cache Allocation
enumeration
On Fri, Jun 12, 2015 at 11:17:17AM -0700, Vikas Shivappa wrote:
> + /*
> + * Probe test for Haswell CPUs.
> + */
> + if (c->x86 == 0x6 && c->x86_model == 0x3f)
> + return hsw_probetest();
Firstly, isn't a probe already a test?
Secondly, there's more HSW models:
case 60: /* 22nm Haswell Core */
case 63: /* 22nm Haswell Server */
case 69: /* 22nm Haswell ULT */
case 70: /* 22nm Haswell + GT3e (Intel Iris Pro graphics) */
Is this really only HSW server, or should they all be listed?
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists