| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <1435094387-20146-2-git-send-email-pawelo@king.net.pl> Date: Tue, 23 Jun 2015 23:19:39 +0200 From: Paul Osmialowski <pawelo@...g.net.pl> To: Andrew Morton <akpm@...ux-foundation.org>, Anson Huang <b20788@...escale.com>, Ard Biesheuvel <ard.biesheuvel@...aro.org>, Arnd Bergmann <arnd@...db.de>, Bhupesh Sharma <bhupesh.sharma@...escale.com>, Daniel Lezcano <daniel.lezcano@...aro.org>, Frank Li <Frank.Li@...escale.com>, Geert Uytterhoeven <geert+renesas@...der.be>, Greg Kroah-Hartman <gregkh@...uxfoundation.org>, Guenter Roeck <linux@...ck-us.net>, Haojian Zhuang <haojian.zhuang@...il.com>, Ian Campbell <ijc+devicetree@...lion.org.uk>, Jingchang Lu <jingchang.lu@...escale.com>, Jiri Slaby <jslaby@...e.cz>, Kees Cook <keescook@...omium.org>, Kumar Gala <galak@...eaurora.org>, Laurent Pinchart <laurent.pinchart@...asonboard.com>, Linus Walleij <linus.walleij@...aro.org>, Magnus Damm <damm+renesas@...nsource.se>, Michael Turquette <mturquette@...libre.com>, Nathan Lynch <nathan_lynch@...tor.com>, Nicolas Pitre <nico@...aro.org>, Maxime Coquelin stm32 <mcoquelin.stm32@...il.com>, Olof Johansson <olof@...om.net>, Paul Bolle <pebolle@...cali.nl>, Rob Herring <r.herring@...escale.com>, Rob Herring <robh+dt@...nel.org>, Russell King <linux@....linux.org.uk>, Sergey Senozhatsky <sergey.senozhatsky@...il.com>, Shawn Guo <shawn.guo@...aro.org>, Simon Horman <horms+renesas@...ge.net.au>, Stefan Agner <stefan@...er.ch>, Stephen Boyd <sboyd@...eaurora.org>, Thomas Gleixner <tglx@...utronix.de>, Uwe Kleine-Koenig <u.kleine-koenig@...gutronix.de>, Catalin Marinas <catalin.marinas@....com>, Dave Martin <Dave.Martin@....com>, Mark Rutland <mark.rutland@....com>, Pawel Moll <pawel.moll@....com>, linux-kernel@...r.kernel.org, linux-arm-kernel@...ts.infradead.org, linux-clk@...r.kernel.org, linux-gpio@...r.kernel.org, linux-serial@...r.kernel.org, devicetree@...r.kernel.org, dmaengine@...r.kernel.org Cc: Paul Osmialowski <pawelo@...g.net.pl>, Yuri Tikhonov <yur@...raft.com>, Sergei Poselenov <sposelenov@...raft.com>, Dmitry Cherkassov <d_cherkasov@...raft.com>, Alexander Potashev <aspotashev@...raft.com> Subject: [PATCH 1/9] arm: select different compiler flags for ARM CortexM3 This one is inspired by two commits published on Emcraft git repo: https://github.com/EmcraftSystems/linux-emcraft.git 1) 6302b692f570ff9d5645a6e72c11f87b0c1aa409 RT #62654. Fixed kernel crashes while running httpd by enabling "-mfix-cortex-m3-ldrd" compiler option, which prevents compiler from generating code like 'ldrd Ra, Rb, [Ra, #Imm]' - according to the 602117 Cortex-M3 Errata it may result in incorrect base register when interrupted or faulted. by: Yuri Tikhonov <yur@...raft.com> 2) 359d3cda84c01c0f3fae1a519b97a31f318f57ab RT #62654. Removed "--march=..." leaving only "-mcpu=cortex-m3" to make sure only the correct instructions will be generated. by: Sergei Poselenov <sposelenov@...raft.com> I reworked these patches to make them less intrusive. Signed-off-by: Paul Osmialowski <pawelo@...g.net.pl> --- arch/arm/Kconfig | 2 +- arch/arm/Makefile | 1 + arch/arm/mm/Kconfig | 11 ++++++++++- 3 files changed, 12 insertions(+), 2 deletions(-) diff --git a/arch/arm/Kconfig b/arch/arm/Kconfig index a750c14..8e3a833 100644 --- a/arch/arm/Kconfig +++ b/arch/arm/Kconfig @@ -32,7 +32,7 @@ config ARM select HANDLE_DOMAIN_IRQ select HARDIRQS_SW_RESEND select HAVE_ARCH_AUDITSYSCALL if (AEABI && !OABI_COMPAT) - select HAVE_ARCH_BITREVERSE if (CPU_32v7M || CPU_32v7) && !CPU_32v6 + select HAVE_ARCH_BITREVERSE if (CPU_32v7M || CPU_32v7M3 || CPU_32v7) && !CPU_32v6 select HAVE_ARCH_JUMP_LABEL if !XIP_KERNEL && !CPU_ENDIAN_BE32 select HAVE_ARCH_KGDB if !CPU_ENDIAN_BE32 select HAVE_ARCH_SECCOMP_FILTER if (AEABI && !OABI_COMPAT) diff --git a/arch/arm/Makefile b/arch/arm/Makefile index 07ab3d2..a7e1007 100644 --- a/arch/arm/Makefile +++ b/arch/arm/Makefile @@ -58,6 +58,7 @@ endif # Note that GCC does not numerically define an architecture version # macro, but instead defines a whole series of macros which makes # testing for a specific architecture or later rather impossible. +arch-$(CONFIG_CPU_32v7M3) =-D__LINUX_ARM_ARCH__=7 -mcpu=cortex-m3 -Wa,-mcpu=cortex-m3 arch-$(CONFIG_CPU_32v7M) =-D__LINUX_ARM_ARCH__=7 -march=armv7-m -Wa,-march=armv7-m arch-$(CONFIG_CPU_32v7) =-D__LINUX_ARM_ARCH__=7 $(call cc-option,-march=armv7-a,-march=armv5t -Wa$(comma)-march=armv7-a) arch-$(CONFIG_CPU_32v6) =-D__LINUX_ARM_ARCH__=6 $(call cc-option,-march=armv6,-march=armv5t -Wa$(comma)-march=armv6) diff --git a/arch/arm/mm/Kconfig b/arch/arm/mm/Kconfig index 7c6b976..d19cb4d 100644 --- a/arch/arm/mm/Kconfig +++ b/arch/arm/mm/Kconfig @@ -401,12 +401,18 @@ config CPU_V7 # ARMv7M config CPU_V7M bool - select CPU_32v7M + select CPU_32v7M if !CPU_CORTEXM3 + select CPU_32v7M3 if CPU_CORTEXM3 select CPU_ABRT_NOMMU select CPU_CACHE_NOP select CPU_PABRT_LEGACY select CPU_THUMBONLY +# ARM CortexM3 +config CPU_CORTEXM3 + bool + select CPU_V7M + config CPU_THUMBONLY bool # There are no CPUs available with MMU that don't implement an ARM ISA: @@ -457,6 +463,9 @@ config CPU_32v7 config CPU_32v7M bool +config CPU_32v7M3 + bool + # The abort model config CPU_ABRT_NOMMU bool -- 2.3.6 -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists