linux-kernel - Re: [PATCH v3 0/2] pci: xgene: Add multiple memory ranges support

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <20150721161446.GC21967@google.com>
Date:	Tue, 21 Jul 2015 11:14:46 -0500
From:	Bjorn Helgaas <bhelgaas@...gle.com>
To:	Duc Dang <dhdang@....com>
Cc:	Arnd Bergmann <arnd@...db.de>,
	Catalin Marinas <catalin.marinas@....com>,
	Ian Campbell <ijc+devicetree@...lion.org.uk>,
	Pawel Moll <pawel.moll@....com>,
	Rob Herring <robh+dt@...nel.org>,
	Mark Rutland <mark.rutland@....com>,
	Kumar Gala <galak@...eaurora.org>,
	Will Deacon <will.deacon@....com>,
	"David S. Miller" <davem@...emloft.net>,
	devicetree@...r.kernel.org, linux-pci@...r.kernel.org,
	linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
	Tanmay Inamdar <tinamdar@....com>, patches@....com
Subject: Re: [PATCH v3 0/2] pci: xgene: Add multiple memory ranges support

On Thu, Jul 09, 2015 at 02:20:10PM -0700, Duc Dang wrote:
> This patch set adds 1 large (up to 64GB) memory window for each PCIe
> controller nodes in X-Gene device tree and fix PCIe controller driver
> to handle multiple memory ranges correctly. These changes are required
> to support PCIe devices that have huge BAR.
> 
> v3 changes:
> 	1. Explicitly mention in change log that: Each PCIe node in dts 
> 	will have 1 32-bit non-prefetchable memory window and 1 64-bit 
> 	prefetchable memory window.
> 
> v2 changes:
>         1. Separate device-tree changes and driver changes into different
>         patches
>         2. Explicitly define new large window as 64-bit prefetchable in dts.
>         3. Use IORESOURCE_PREFETCH flag to determine which PCIe controller
>         register to be used to configure the memory ranges.
>  
>  arch/arm64/boot/dts/apm/apm-storm.dtsi | 23 ++++++++++++++---------
>  drivers/pci/host/pci-xgene.c           | 12 ++++++++++--
>  2 files changed, 24 insertions(+), 11 deletions(-)

Applied to pci/host-xgene for v4.3, with changelogs as follows, thanks!


commit 80bb3eda7475eb38b688d2e915c191ce6ad20df1
Author: Duc Dang <dhdang@....com>
Date:   Thu Jul 9 14:20:11 2015 -0700

    arm64: dts: Add APM X-Gene PCIe 64-bit prefetchable window
    
    Add a large window (up to 64GB) for X-Gene PCIe nodes to support devices
    that require huge BARs.
    
    Each X-Gene PCIe node will now have two memory windows: a 32-bit
    non-prefetchable window and a 64-bit prefetchable window.
    
    [bhelgaas: changelog]
    Signed-off-by: Duc Dang <dhdang@....com>
    Signed-off-by: Tanmay Inamdar <tinamdar@....com>
    Signed-off-by: Bjorn Helgaas <bhelgaas@...gle.com>

commit 8ef54f27f6f425fa8deedc237d99b9daf41d68d2
Author: Duc Dang <dhdang@....com>
Date:   Thu Jul 9 14:20:12 2015 -0700

    PCI: xgene: Add support for a 64-bit prefetchable memory window
    
    X-Gene PCIe controller has registers to support multiple memory ranges.
    
    Add support for a 64-bit prefetchable memory window.
    
    [bhelgaas: changelog]
    Signed-off-by: Duc Dang <dhdang@....com>
    Signed-off-by: Tanmay Inamdar <tinamdar@....com>
    Signed-off-by: Bjorn Helgaas <bhelgaas@...gle.com>
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/