[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <alpine.DEB.2.10.1507301145260.921@vshiva-Udesk>
Date: Thu, 30 Jul 2015 11:45:34 -0700 (PDT)
From: Vikas Shivappa <vikas.shivappa@...el.com>
To: Peter Zijlstra <peterz@...radead.org>
cc: Vikas Shivappa <vikas.shivappa@...ux.intel.com>,
linux-kernel@...r.kernel.org, vikas.shivappa@...el.com,
x86@...nel.org, hpa@...or.com, tglx@...utronix.de,
mingo@...nel.org, tj@...nel.org, matt.fleming@...el.com,
will.auld@...el.com, glenn.p.williamson@...el.com,
kanaka.d.juvva@...el.com
Subject: Re: [PATCH 9/9] x86/intel_rdt: Intel haswell Cache Allocation
enumeration
On Wed, 29 Jul 2015, Peter Zijlstra wrote:
> On Wed, Jul 01, 2015 at 03:21:10PM -0700, Vikas Shivappa wrote:
>> + /*
>> + * Probe test for Haswell CPUs.
>
> Maybe elucidate and say: Probe for Haswell Server parts.
>
> As said before, probe and test mean roughly the same thing, and the
> model test below makes the general 'Haswell CPUs' false, because there's
> at least 3 other models that are also Haswell.
Will fix,
Thanks,
Vikas
>
>> + */
>> + if (c->x86 == 0x6 && c->x86_model == 0x3f)
>> + return cache_alloc_hsw_probe();
>> +
>
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists