lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Thu, 13 Aug 2015 16:57:50 -0700 From: Stephen Boyd <sboyd@...eaurora.org> To: Mathieu Olivari <mathieu@...eaurora.org> CC: robh+dt@...nel.org, pawel.moll@....com, mark.rutland@....com, ijc+devicetree@...lion.org.uk, galak@...eaurora.org, linux@....linux.org.uk, dwmw2@...radead.org, computersforpeace@...il.com, agross@...eaurora.org, bjorn.andersson@...ymobile.com, devicetree@...r.kernel.org, linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org, linux-mtd@...ts.infradead.org Subject: Re: [PATCH 2/3] ARM: qcom: add SMEM device node to IPQ806x dts On 08/13/2015 02:33 PM, Mathieu Olivari wrote: > @@ -79,6 +79,15 @@ > > #hwlock-cells = <1>; > }; > + > + smem { > + compatible = "qcom,smem"; > + > + memory-region = <&smem>; > + reg = <0x41000000 0x4000>; Does this reg property do something? I thought we were supposed to leave this out when not using the rpm msg ram. Also, if there's no reg, it should be at the root /. -- Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, a Linux Foundation Collaborative Project -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists