lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20150911175635.GG18779@x1>
Date:	Fri, 11 Sep 2015 18:56:35 +0100
From:	Lee Jones <lee.jones@...aro.org>
To:	Peter Griffin <peter.griffin@...aro.org>
Cc:	linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
	srinivas.kandagatla@...il.com, maxime.coquelin@...com,
	patrice.chotard@...com, devicetree@...r.kernel.org
Subject: Re: [PATCH 11/11] ARM: STi: STiH407: Add spi default pinctrl groups.

On Fri, 11 Sep 2015, Peter Griffin wrote:

> Now we have default pinconfig groups for each SPI
> controller ensure it is used by the SPI controller
> node.
> 
> Signed-off-by: Peter Griffin <peter.griffin@...aro.org>
> ---
>  arch/arm/boot/dts/stih407-family.dtsi | 14 ++++++++++++++
>  1 file changed, 14 insertions(+)

Acked-by: Lee Jones <lee.jones@...aro.org>
 
> diff --git a/arch/arm/boot/dts/stih407-family.dtsi b/arch/arm/boot/dts/stih407-family.dtsi
> index 838b812..94a2fec 100644
> --- a/arch/arm/boot/dts/stih407-family.dtsi
> +++ b/arch/arm/boot/dts/stih407-family.dtsi
> @@ -381,6 +381,8 @@
>  			interrupts = <GIC_SPI 113 IRQ_TYPE_LEVEL_HIGH>;
>  			clocks = <&clk_s_c0_flexgen CLK_EXT2F_A9>;
>  			clock-names = "ssc";
> +			pinctrl-names = "default";
> +			pinctrl-0 = <&pinctrl_spi1_default>;
>  
>  			status = "disabled";
>  		};
> @@ -391,6 +393,8 @@
>  			interrupts = <GIC_SPI 114 IRQ_TYPE_LEVEL_HIGH>;
>  			clocks = <&clk_s_c0_flexgen CLK_EXT2F_A9>;
>  			clock-names = "ssc";
> +			pinctrl-names = "default";
> +			pinctrl-0 = <&pinctrl_spi2_default>;
>  
>  			status = "disabled";
>  		};
> @@ -401,6 +405,8 @@
>  			interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>;
>  			clocks = <&clk_s_c0_flexgen CLK_EXT2F_A9>;
>  			clock-names = "ssc";
> +			pinctrl-names = "default";
> +			pinctrl-0 = <&pinctrl_spi3_default>;
>  
>  			status = "disabled";
>  		};
> @@ -411,6 +417,8 @@
>  			interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;
>  			clocks = <&clk_s_c0_flexgen CLK_EXT2F_A9>;
>  			clock-names = "ssc";
> +			pinctrl-names = "default";
> +			pinctrl-0 = <&pinctrl_spi4_default>;
>  
>  			status = "disabled";
>  		};
> @@ -422,6 +430,8 @@
>  			interrupts = <GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>;
>  			clocks = <&clk_sysin>;
>  			clock-names = "ssc";
> +			pinctrl-names = "default";
> +			pinctrl-0 = <&pinctrl_spi10_default>;
>  
>  			status = "disabled";
>  		};
> @@ -432,6 +442,8 @@
>  			interrupts = <GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>;
>  			clocks = <&clk_sysin>;
>  			clock-names = "ssc";
> +			pinctrl-names = "default";
> +			pinctrl-0 = <&pinctrl_spi11_default>;
>  
>  			status = "disabled";
>  		};
> @@ -442,6 +454,8 @@
>  			interrupts = <GIC_SPI 137 IRQ_TYPE_LEVEL_HIGH>;
>  			clocks = <&clk_sysin>;
>  			clock-names = "ssc";
> +			pinctrl-names = "default";
> +			pinctrl-0 = <&pinctrl_spi12_default>;
>  
>  			status = "disabled";
>  		};

-- 
Lee Jones
Linaro STMicroelectronics Landing Team Lead
Linaro.org │ Open source software for ARM SoCs
Follow Linaro: Facebook | Twitter | Blog
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ