lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite for Android: free password hash cracker in your pocket
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Date:	Mon, 28 Sep 2015 12:31:36 -0500
From:	Rob Herring <robh@...nel.org>
To:	Ley Foon Tan <lftan@...era.com>
Cc:	Bjorn Helgaas <bhelgaas@...gle.com>,
	Russell King <linux@....linux.org.uk>,
	Marc Zyngier <marc.zyngier@....com>,
	Arnd Bergmann <arnd@...db.de>,
	Dinh Nguyen <dinguyen@...nsource.altera.com>,
	"linux-pci@...r.kernel.org" <linux-pci@...r.kernel.org>,
	"devicetree@...r.kernel.org" <devicetree@...r.kernel.org>,
	"linux-arm-kernel@...ts.infradead.org" 
	<linux-arm-kernel@...ts.infradead.org>,
	"linux-doc@...r.kernel.org" <linux-doc@...r.kernel.org>,
	"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
	Pawel Moll <pawel.moll@....com>,
	Mark Rutland <mark.rutland@....com>,
	Ian Campbell <ijc+devicetree@...lion.org.uk>,
	Kumar Gala <galak@...eaurora.org>,
	Lorenzo Pieralisi <lorenzo.pieralisi@....com>
Subject: Re: [PATCH v7 5/6] Documentation: dt-bindings: pci: altera pcie
 device tree binding

On Mon, Sep 28, 2015 at 12:38 AM, Ley Foon Tan <lftan@...era.com> wrote:
> On Sat, Sep 26, 2015 at 11:55 AM, Rob Herring <robh@...nel.org> wrote:
>>
>> On 09/20/2015 09:13 PM, Ley Foon Tan wrote:
>> > This patch adds the bindings for Altera PCIe host controller driver and
>> > Altera PCIe MSI driver.

[...]

>> > +     num-vectors = <32>;
>> > +};
>> > diff --git a/Documentation/devicetree/bindings/pci/altera-pcie.txt b/Documentation/devicetree/bindings/pci/altera-pcie.txt
>> > new file mode 100644
>> > index 0000000..4440db1
>> > --- /dev/null
>> > +++ b/Documentation/devicetree/bindings/pci/altera-pcie.txt
>> > @@ -0,0 +1,49 @@
>> > +* Altera PCIe controller
>> > +
>> > +Required properties:
>> > +- compatible :       should contain "altr,pcie-root-port-1.0"
>> > +- reg:               a list of physical base address and length for TXS and CRA.
>> > +- reg-names: must include the following entries:
>> > +             "Txs" or "txs": TX slave port region
>> > +             "Cra" or "cra": Control register access region
>>
>> Why both cases? Can we please just have one (or none is better IMO).
> The PCIe IP on different device families use different register names.
> And our device tree generator will auto generate the register names
> based on the hardware description name. Too bad we can't change the
> hardware description names now.

Okay, your problem to maintain. Hopefully the driver just goes by index then.

Strictly speaking, if you have undocumented bindings downstream that
is your problem and we don't have to accept them as-is upstream. I'm
not going to worry about that here.

>> txs contains the config space?
> It is not the config space, but a memory slave port.

Then where is the config space? It should not be part of "ranges" is
all I care about.

Rob
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
Please read the FAQ at  http://www.tux.org/lkml/

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ