lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <1444054201.3579.22.camel@intel.com>
Date:	Mon, 5 Oct 2015 14:10:03 +0000
From:	"Koul, Vinod" <vinod.koul@...el.com>
To:	"appana.durga.rao@...inx.com" <appana.durga.rao@...inx.com>
CC:	"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
	"anirudh@...inx.com" <anirudh@...inx.com>,
	"michals@...inx.com" <michals@...inx.com>,
	"Williams, Dan J" <dan.j.williams@...el.com>,
	"sorenb@...inx.com" <sorenb@...inx.com>,
	"dmaengine@...r.kernel.org" <dmaengine@...r.kernel.org>,
	"linux-arm-kernel@...ts.infradead.org" 
	<linux-arm-kernel@...ts.infradead.org>,
	"arnd@...db.de" <arnd@...db.de>
Subject: Re: [PATCH v6 2/2] dmaengine: Add Xilinx AXI Central Direct Memory
 Access Engine driver support

On Mon, 2015-10-05 at 13:50 +0000, Appana Durga Kedareswara Rao wrote:

> > 
> > On Mon, Sep 07, 2015 at 06:03:18PM +0530, Kedareswara rao Appana wrote:
> > > This is the driver for the AXI Central Direct Memory Access (AXI
> > > CDMA) core, which is a soft Xilinx IP core that provides
> > > high-bandwidth Direct Memory Access (DMA) between a memory-mapped
> > > source address and a memory-mapped destination address.
> > 
> > Where is the 1/2 here ? I have only this one in my mails..
> 
> You are there in the 1/2 not the dmaengine@...r.kernel.org.

The threading is broken in your patch series. ON searching I found the 1/2. Please
make sure patch series are threaded properly.

-- 
~Vinod

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ