| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-Id: <1444771874-22714-1-git-send-email-salyzyn@android.com> Date: Tue, 13 Oct 2015 14:30:51 -0700 From: Mark Salyzyn <salyzyn@...roid.com> To: linux-kernel@...r.kernel.org Cc: Mark Salyzyn <salyzyn@...roid.com>, Catalin Marinas <catalin.marinas@....com>, Will Deacon <will.deacon@....com>, Mark Rutland <mark.rutland@....com>, Marc Zyngier <marc.zyngier@....com>, AKASHI Takahiro <takahiro.akashi@...aro.org>, Daniel Thompson <daniel.thompson@...aro.org>, linux-arm-kernel@...ts.infradead.org Subject: Aarch32 user space PC alignment exception armv7 does not have a PC alignment exception. armv8 Aarch32 user space however can produce a PC alignment exception. Add handler so the we do not dump an unexpected stack trace in the logs. Signed-off-by: Mark Salyzyn <salyzyn@...roid.com> --- arch/arm64/kernel/entry.S | 2 ++ 1 file changed, 2 insertions(+) diff --git a/arch/arm64/kernel/entry.S b/arch/arm64/kernel/entry.S index 4306c93..7ed3d75 100644 --- a/arch/arm64/kernel/entry.S +++ b/arch/arm64/kernel/entry.S @@ -430,6 +430,8 @@ el0_sync_compat: b.eq el0_fpsimd_acc cmp x24, #ESR_ELx_EC_FP_EXC32 // FP/ASIMD exception b.eq el0_fpsimd_exc + cmp x24, #ESR_ELx_EC_PC_ALIGN // pc alignment exception + b.eq el0_sp_pc cmp x24, #ESR_ELx_EC_UNKNOWN // unknown exception in EL0 b.eq el0_undef cmp x24, #ESR_ELx_EC_CP15_32 // CP15 MRC/MCR trap -- 2.6.0.rc2.230.g3dd15c0 -- To unsubscribe from this list: send the line "unsubscribe linux-kernel" in the body of a message to majordomo@...r.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists