[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <CACRpkdZXnmMufmAmjK7SiRZeLE16FD17krCfH4YD5MQOPt5ZPw@mail.gmail.com>
Date: Tue, 27 Oct 2015 17:07:11 +0100
From: Linus Walleij <linus.walleij@...aro.org>
To: Jon Hunter <jonathanh@...dia.com>
Cc: Stephen Warren <swarren@...dotorg.org>,
Thierry Reding <thierry.reding@...il.com>,
Alexandre Courbot <gnurou@...il.com>,
"linux-gpio@...r.kernel.org" <linux-gpio@...r.kernel.org>,
"linux-tegra@...r.kernel.org" <linux-tegra@...r.kernel.org>,
"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>
Subject: Re: [PATCH] pinctrl: tegra-xusb: Correct lane mux options
On Fri, Oct 16, 2015 at 11:24 AM, Jon Hunter <jonathanh@...dia.com> wrote:
> The description of the XUSB_PADCTL_USB3_PAD_MUX_0 register in the Tegra124
> documentation implies that all functions (pcie, usb3 and sata) can be
> muxed onto to all lanes (pcie lanes 0-4 and sata lane 0). However, it has
> been confirmed that this is not the case and the mux'ing options much more
> limited. Unfortunately, the public documentation has not been updated to
> reflect this and so detail the actual mux'ing options here by function:
>
> Function: Lanes:
> pcie1 x2: pcie3, pcie4
> pcie1 x4: pcie1, pcie2, pcie3, pcie4
> pcie2 x1 (option1): pcie0
> pcie2 x1 (option2): pcie2
> usb3 port 0: pcie0
> usb3 port 1 (option 1): pcie1
> usb3 port 1 (option 2): sata0
> sata: sata0
>
> Signed-off-by: Jon Hunter <jonathanh@...dia.com>
Patch applied with Stephen's ACK.
Yours,
Linus Walleij
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists