[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-id: <5667B38E.5020207@samsung.com>
Date: Wed, 09 Dec 2015 13:52:30 +0900
From: Krzysztof Kozlowski <k.kozlowski@...sung.com>
To: Marek Szyprowski <m.szyprowski@...sung.com>,
linux-samsung-soc@...r.kernel.org, linux-kernel@...r.kernel.org
Cc: Sylwester Nawrocki <s.nawrocki@...sung.com>,
Tomasz Figa <tomasz.figa@...il.com>,
Mike Turquette <mturquette@...libre.com>,
Kukjin Kim <kgene@...nel.org>
Subject: Re: [PATCH 2/2] ARM: dts: exynos542x: add GSCL block parent clock
management to pm domain
On 08.12.2015 22:46, Marek Szyprowski wrote:
> Add support for restoring GScaler parent clocks configuration when GSCL
> power domain is turned on.
>
> Signed-off-by: Marek Szyprowski <m.szyprowski@...sung.com>
> ---
> arch/arm/boot/dts/exynos5420.dtsi | 6 ++++--
> 1 file changed, 4 insertions(+), 2 deletions(-)
>
> diff --git a/arch/arm/boot/dts/exynos5420.dtsi b/arch/arm/boot/dts/exynos5420.dtsi
> index 48a0a55..912143e 100644
> --- a/arch/arm/boot/dts/exynos5420.dtsi
> +++ b/arch/arm/boot/dts/exynos5420.dtsi
> @@ -252,8 +252,10 @@
> compatible = "samsung,exynos4210-pd";
> reg = <0x10044000 0x20>;
> #power-domain-cells = <0>;
> - clocks = <&clock CLK_GSCL0>, <&clock CLK_GSCL1>;
> - clock-names = "asb0", "asb1";
> + clocks = <&clock CLK_FIN_PLL>, <&clock CLK_MOUT_SW_ACLK300_GSCL>,
> + <&clock CLK_MOUT_USER_ACLK300_GSCL>, <&clock CLK_GSCL0>,
> + <&clock CLK_GSCL1>;
> + clock-names = "oscclk", "pclk0", "clk0", "asb0", "asb1";
The pclkN name is not used.
Best regards,
Krzysztof
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@...r.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
Powered by blists - more mailing lists