lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Thu, 11 Feb 2016 15:17:30 +0100 From: Arnd Bergmann <arnd@...db.de> To: linux-arm-kernel@...ts.infradead.org Cc: Lars Persson <lars.persson@...s.com>, devicetree@...r.kernel.org, linux-clk@...r.kernel.org, mark.rutland@....com, pawel.moll@....com, ijc+devicetree@...lion.org.uk, Lars Persson <larper@...s.com>, linux-kernel@...r.kernel.org, robh+dt@...nel.org, galak@...eaurora.org Subject: Re: [PATCH v2 0/8] arm: Add Artpec-6 SoC On Thursday 11 February 2016 15:04:34 Lars Persson wrote: > Basic support for the Axis Artpec-6 ARM SoC. Timers, interrupts, UARTs and > ethernet are wired up. > > Changes since v1: > - Corrected bindings for axis,artpec6-pll1-clock. > - Moved the uart aliases to the board dts. > - Kconfig cleanup. > - Added a device tree binding for the dma configuration. > - Added CONFIG_SYNOPSYS_DWC_ETH_QOS to multi_v7_defconfig. > - Added binding documentation for axis,artpec6-dev-board. > > Lars Persson (8): > clk: add device tree binding for artpec-6 pll1 clock > clk: add artpec-6 pll1 clock driver > arm: add device-tree SoC bindings for Axis Artpec-6 > arm: dts: add Artpec-6 SoC dtsi file > arm: dts: add Artpec-6 development board dts > arm: initial machine port for artpec-6 SoC > arm: multi_v7_defconfig: add MACH_ARTPEC6 > arm: mach-artpec: add entry to MAINTAINERS Looks good except for the one issue I pointed out in patch 3 (and also 6). Once that is resolved, please submit the new platform for inclusion by sending it to arm@...nel.org. The first two patches should get merged through the drivers/clk maintainer tree, please submit them separately there. Arnd
Powered by blists - more mailing lists