[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20160218173248.GD16883@arm.com>
Date: Thu, 18 Feb 2016 17:32:48 +0000
From: Will Deacon <will.deacon@....com>
To: Jan Glauber <jglauber@...ium.com>
Cc: Mark Rutland <mark.rutland@....com>, linux-kernel@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org
Subject: Re: [PATCH v4 3/5] arm64: dts: Add Cavium ThunderX specific PMU
On Thu, Feb 18, 2016 at 05:50:12PM +0100, Jan Glauber wrote:
> Add a compatible string for the Cavium ThunderX PMU.
Stupid question, but is "thunder" the name of the CPU or the SoC or ...?
Whatever we use to describe the PMU, should probably also identify the
CPU uniquely.
Will
> Signed-off-by: Jan Glauber <jglauber@...ium.com>
> ---
> Documentation/devicetree/bindings/arm/pmu.txt | 1 +
> arch/arm64/boot/dts/cavium/thunder-88xx.dtsi | 5 +++++
> 2 files changed, 6 insertions(+)
>
> diff --git a/Documentation/devicetree/bindings/arm/pmu.txt b/Documentation/devicetree/bindings/arm/pmu.txt
> index 5651883..d3999a1 100644
> --- a/Documentation/devicetree/bindings/arm/pmu.txt
> +++ b/Documentation/devicetree/bindings/arm/pmu.txt
> @@ -25,6 +25,7 @@ Required properties:
> "qcom,scorpion-pmu"
> "qcom,scorpion-mp-pmu"
> "qcom,krait-pmu"
> + "cavium,thunder-pmu"
> - interrupts : 1 combined interrupt or 1 per core. If the interrupt is a per-cpu
> interrupt (PPI) then 1 interrupt should be specified.
>
> diff --git a/arch/arm64/boot/dts/cavium/thunder-88xx.dtsi b/arch/arm64/boot/dts/cavium/thunder-88xx.dtsi
> index 9cb7cf9..2eb9b22 100644
> --- a/arch/arm64/boot/dts/cavium/thunder-88xx.dtsi
> +++ b/arch/arm64/boot/dts/cavium/thunder-88xx.dtsi
> @@ -360,6 +360,11 @@
> <1 10 0xff01>;
> };
>
> + pmu {
> + compatible = "cavium,thunder-pmu", "arm,armv8-pmuv3";
> + interrupts = <1 7 4>;
> + };
> +
> soc {
> compatible = "simple-bus";
> #address-cells = <2>;
> --
> 1.9.1
>
Powered by blists - more mailing lists