[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20160305042613.GI13525@rob-hp-laptop>
Date: Fri, 4 Mar 2016 22:26:13 -0600
From: Rob Herring <robh@...nel.org>
To: tthayer@...nsource.altera.com
Cc: bp@...en8.de, dougthompson@...ssion.com, m.chehab@...sung.com,
pawel.moll@....com, mark.rutland@....com,
ijc+devicetree@...lion.org.uk, galak@...eaurora.org,
linux@....linux.org.uk, dinguyen@...nsource.altera.com,
grant.likely@...aro.org, devicetree@...r.kernel.org,
linux-doc@...r.kernel.org, linux-edac@...r.kernel.org,
linux-kernel@...r.kernel.org, linux-arm-kernel@...ts.infradead.org,
tthayer.linux@...il.com
Subject: Re: [PATCH 2/5] Documentation: dt: socfpga: Add Altera Arri10 L2
cache binding
On Tue, Mar 01, 2016 at 10:38:18AM -0600, tthayer@...nsource.altera.com wrote:
> From: Thor Thayer <tthayer@...nsource.altera.com>
>
> Add the device tree binding string needed to support the Altera L2
> cache on the Arria10 chip.
>
> Signed-off-by: Thor Thayer <tthayer@...nsource.altera.com>
> ---
> .../bindings/arm/altera/socfpga-eccmgr.txt | 3 ++-
> 1 file changed, 2 insertions(+), 1 deletion(-)
Acked-by: Rob Herring <robh@...nel.org>
Powered by blists - more mailing lists