[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-Id: <20160331.151542.1145855002785328972.davem@davemloft.net>
Date: Thu, 31 Mar 2016 15:15:42 -0400 (EDT)
From: David Miller <davem@...emloft.net>
To: jszhang@...vell.com
Cc: netdev@...r.kernel.org, linux-kernel@...r.kernel.org,
linux-arm-kernel@...ts.infradead.org
Subject: Re: [PATCH] net: mvpp2: replace MVPP2_CPU_D_CACHE_LINE_SIZE with
L1_CACHE_BYTES
From: Jisheng Zhang <jszhang@...vell.com>
Date: Wed, 30 Mar 2016 19:53:41 +0800
> The mvpp2 ip maybe used in SoCs which may have have 64bytes cacheline
> size. Replace the MVPP2_CPU_D_CACHE_LINE_SIZE with L1_CACHE_BYTES.
>
> And since dma_alloc_coherent() is always cacheline size aligned, so
> remove the align checks.
>
> Signed-off-by: Jisheng Zhang <jszhang@...vell.com>
Applied.
Powered by blists - more mailing lists