linux-kernel - Re: [PATCH v8 3/3] irqchip: add nps Internal and external irqchips

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <570B9E46.7050402@arm.com>
Date:	Mon, 11 Apr 2016 13:53:26 +0100
From:	Marc Zyngier <marc.zyngier@....com>
To:	Noam Camus <noamca@...lanox.com>, daniel.lezcano@...aro.org,
	jason@...edaemon.net
Cc:	linux-kernel@...r.kernel.org, linux-snps-arc@...ts.infradead.org,
	Noam Camus <noamc@...hip.com>,
	Thomas Gleixner <tglx@...utronix.de>
Subject: Re: [PATCH v8 3/3] irqchip: add nps Internal and external irqchips

On 03/04/16 19:14, Noam Camus wrote:
> From: Noam Camus <noamc@...hip.com>
> 
> Adding EZchip NPS400 support.
> Internal interrupts are handled by Multi Thread Manager (MTM)
> Once interrupt is serviced MTM is acked for deactivating the interrupt.
> External interrupts are handled by MTM as well as at Global Interrupt
> Controller (GIC) e.g. serial and network devices.
> 
> Signed-off-by: Noam Camus <noamc@...hip.com>
> Cc: Thomas Gleixner <tglx@...utronix.de>
> Cc: Jason Cooper <jason@...edaemon.net>
> Cc: Marc Zyngier <marc.zyngier@....com>
> Cc: Daniel Lezcano <daniel.lezcano@...aro.org>

Acked-by: Marc Zyngier <marc.zyngier@....com>

	M.
-- 
Jazz is not dead. It just smells funny...