lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20160421110736.GC28637@naverao1-tp.ibm.com>
Date:	Thu, 21 Apr 2016 16:37:36 +0530
From:	"Naveen N. Rao" <naveen.n.rao@...ux.vnet.ibm.com>
To:	Anju T <anju@...ux.vnet.ibm.com>
Cc:	linux-kernel@...r.kernel.org, mpe@...erman.id.au,
	maddy@...ux.vnet.ibm.com, jolsa@...hat.com, dsahern@...il.com,
	acme@...hat.com, sukadev@...ux.vnet.ibm.com,
	hemant@...ux.vnet.ibm.com, linuxppc-dev@...ts.ozlabs.org
Subject: Re: [PATCH V11 1/4] perf/powerpc: assign an id to each powerpc
 register

On 2016/02/20 10:32AM, Anju T wrote:
> The enum definition assigns an 'id' to each register in "struct pt_regs"
> of arch/powerpc. The order of these values in the enum definition are
> based on the corresponding macros in arch/powerpc/include/uapi/asm/ptrace.h.
> 
> Signed-off-by: Anju T <anju@...ux.vnet.ibm.com>
> ---
>  arch/powerpc/include/uapi/asm/perf_regs.h | 50 +++++++++++++++++++++++++++++++
>  1 file changed, 50 insertions(+)
>  create mode 100644 arch/powerpc/include/uapi/asm/perf_regs.h

This patch doesn't enable anything and doesn't look to be useful by 
itself. Please merge this with your second patch.

- Naveen

> 
> diff --git a/arch/powerpc/include/uapi/asm/perf_regs.h b/arch/powerpc/include/uapi/asm/perf_regs.h
> new file mode 100644
> index 0000000..62b8a5e
> --- /dev/null
> +++ b/arch/powerpc/include/uapi/asm/perf_regs.h
> @@ -0,0 +1,50 @@
> +#ifndef _ASM_POWERPC_PERF_REGS_H
> +#define _ASM_POWERPC_PERF_REGS_H
> +
> +enum perf_event_powerpc_regs {
> +	PERF_REG_POWERPC_R0,
> +	PERF_REG_POWERPC_R1,
> +	PERF_REG_POWERPC_R2,
> +	PERF_REG_POWERPC_R3,
> +	PERF_REG_POWERPC_R4,
> +	PERF_REG_POWERPC_R5,
> +	PERF_REG_POWERPC_R6,
> +	PERF_REG_POWERPC_R7,
> +	PERF_REG_POWERPC_R8,
> +	PERF_REG_POWERPC_R9,
> +	PERF_REG_POWERPC_R10,
> +	PERF_REG_POWERPC_R11,
> +	PERF_REG_POWERPC_R12,
> +	PERF_REG_POWERPC_R13,
> +	PERF_REG_POWERPC_R14,
> +	PERF_REG_POWERPC_R15,
> +	PERF_REG_POWERPC_R16,
> +	PERF_REG_POWERPC_R17,
> +	PERF_REG_POWERPC_R18,
> +	PERF_REG_POWERPC_R19,
> +	PERF_REG_POWERPC_R20,
> +	PERF_REG_POWERPC_R21,
> +	PERF_REG_POWERPC_R22,
> +	PERF_REG_POWERPC_R23,
> +	PERF_REG_POWERPC_R24,
> +	PERF_REG_POWERPC_R25,
> +	PERF_REG_POWERPC_R26,
> +	PERF_REG_POWERPC_R27,
> +	PERF_REG_POWERPC_R28,
> +	PERF_REG_POWERPC_R29,
> +	PERF_REG_POWERPC_R30,
> +	PERF_REG_POWERPC_R31,
> +	PERF_REG_POWERPC_NIP,
> +	PERF_REG_POWERPC_MSR,
> +	PERF_REG_POWERPC_ORIG_R3,
> +	PERF_REG_POWERPC_CTR,
> +	PERF_REG_POWERPC_LNK,
> +	PERF_REG_POWERPC_XER,
> +	PERF_REG_POWERPC_CCR,
> +	PERF_REG_POWERPC_SOFTE,
> +	PERF_REG_POWERPC_TRAP,
> +	PERF_REG_POWERPC_DAR,
> +	PERF_REG_POWERPC_DSISR,
> +	PERF_REG_POWERPC_MAX,
> +};
> +#endif /* _ASM_POWERPC_PERF_REGS_H */
> -- 
> 2.1.0
> 

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ