| lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
|
Open Source and information security mailing list archives
| ||
|
Message-ID: <20160502164824.GB24851@localhost>
Date: Mon, 2 May 2016 11:48:25 -0500
From: Bjorn Helgaas <helgaas@...nel.org>
To: Yoshinori Sato <ysato@...rs.sourceforge.jp>
Cc: linux-pci@...r.kernel.org, linux-sh@...r.kernel.org,
linux-kernel@...r.kernel.org
Subject: Re: [PATCH RESEND 07/12] pci: sh: SH7751 PCI host bridge driver
On Sun, May 01, 2016 at 02:08:31PM +0900, Yoshinori Sato wrote:
> Signed-off-by: Yoshinori Sato <ysato@...rs.sourceforge.jp>
> ---
> .../devicetree/bindings/pci/sh7751-pci.txt | 51 ++++
> drivers/pci/host/Kconfig | 7 +
> drivers/pci/host/Makefile | 1 +
> drivers/pci/host/pci-sh7751.c | 321 +++++++++++++++++++++
> drivers/pci/host/pci-sh7751.h | 269 +++++++++++++++++
> 5 files changed, 649 insertions(+)
> create mode 100644 Documentation/devicetree/bindings/pci/sh7751-pci.txt
> create mode 100644 drivers/pci/host/pci-sh7751.c
> create mode 100644 drivers/pci/host/pci-sh7751.h
>
> diff --git a/Documentation/devicetree/bindings/pci/sh7751-pci.txt b/Documentation/devicetree/bindings/pci/sh7751-pci.txt
> new file mode 100644
> index 0000000..45b5152
> --- /dev/null
> +++ b/Documentation/devicetree/bindings/pci/sh7751-pci.txt
> @@ -0,0 +1,51 @@
> +* Renesas SH7751 PCI host interfaces
> +
> +Required properties:
> + - compatible: "renesas,sh7751-pci" is required.
> + And board specific compatible if fixup required.
> +
> + - reg: base address and length of the pcie controller registers.
s/pcie/PCIe/
> + - #address-cells: set to <2>
> + - #size-cells: set to <1>
> + - bus-range: PCI bus numbers covered
> + - device_type: set to "pci"
> + - ranges: ranges for the PCI memory and I/O regions.
> + - interrupt-map-mask and interrupt-map: standard PCI properties
> + to define the mapping of the PCIe interface to interrupt
Whitespace error (space before tab).
> + numbers.
> +
> +Example:
> + pci: pci-controller@...00000 {
> + compatible = "renesas,sh7751-pci", "iodata,landisk";
> + device_type = "pci";
> + bus-range = <0 0>;
> + #address-cells = <2>;
> + #size-cells = <1>;
> + ranges = <0x02000000 0x00000000 0xfd000000 0xfd000000 0x00000000 0x01000000>,
> + <0x01000000 0x00000000 0xfe240000 0x00000000 0x00000000 0x00040000>;
> + reg = <0xfe200000 0x0400>,
> + <0x0c000000 0x04000000>,
> + <0xff800000 0x0030>;
> + #interrupt-cells = <1>;
> + interrupt-map-mask = <0x1800 0 7>;
> + interrupt-map = <0x0000 0 1 &cpldintc evt2irq(0x2a0) 0
> + 0x0000 0 2 &cpldintc evt2irq(0x2c0) 0
> + 0x0000 0 3 &cpldintc evt2irq(0x2e0) 0
> + 0x0000 0 4 &cpldintc evt2irq(0x300) 0
> +
> + 0x0800 0 1 &cpldintc evt2irq(0x2c0) 0
> + 0x0800 0 2 &cpldintc evt2irq(0x2e0) 0
> + 0x0800 0 3 &cpldintc evt2irq(0x300) 0
> + 0x0800 0 4 &cpldintc evt2irq(0x2a0) 0
> +
> + 0x1000 0 1 &cpldintc evt2irq(0x2e0) 0
> + 0x1000 0 2 &cpldintc evt2irq(0x300) 0
> + 0x1000 0 3 &cpldintc evt2irq(0x2a0) 0
> + 0x1000 0 4 &cpldintc evt2irq(0x2c0) 0
> +
> + 0x1800 0 1 &cpldintc evt2irq(0x300) 0
> + 0x1800 0 2 &cpldintc evt2irq(0x2a0) 0
> + 0x1800 0 3 &cpldintc evt2irq(0x2c0) 0
> + 0x1800 0 4 &cpldintc evt2irq(0x2e0) 0>;
> + };
> +};
> diff --git a/drivers/pci/host/Kconfig b/drivers/pci/host/Kconfig
> index 7a0780d..a8596db 100644
> --- a/drivers/pci/host/Kconfig
> +++ b/drivers/pci/host/Kconfig
> @@ -231,4 +231,11 @@ config PCI_HOST_THUNDER_ECAM
> help
> Say Y here if you want ECAM support for CN88XX-Pass-1.x Cavium Thunder SoCs.
>
> +config PCI_SH7751
> + bool "Renesas SH7751 On-Chip PCI controller"
> + depends on OF && SUPERH
> + select PCI_HOST_COMMON
> + help
> + Say Y here if you want PCI support on SH7751.
> +
> endmenu
> diff --git a/drivers/pci/host/Makefile b/drivers/pci/host/Makefile
> index d85b5fa..91268cb 100644
> --- a/drivers/pci/host/Makefile
> +++ b/drivers/pci/host/Makefile
> @@ -28,3 +28,4 @@ obj-$(CONFIG_PCI_HISI) += pcie-hisi.o
> obj-$(CONFIG_PCIE_QCOM) += pcie-qcom.o
> obj-$(CONFIG_PCI_HOST_THUNDER_ECAM) += pci-thunder-ecam.o
> obj-$(CONFIG_PCI_HOST_THUNDER_PEM) += pci-thunder-pem.o
> +obj-$(CONFIG_PCI_SH7751) += pci-sh7751.o
> diff --git a/drivers/pci/host/pci-sh7751.c b/drivers/pci/host/pci-sh7751.c
> new file mode 100644
> index 0000000..fd6548b
> --- /dev/null
> +++ b/drivers/pci/host/pci-sh7751.c
> @@ -0,0 +1,321 @@
> +/*
> + * SH7751 PCI driver
> + * Copyright (C) 2016 Yoshinori Sato
> + *
> + */
> +
> +#include <linux/kernel.h>
> +#include <linux/module.h>
> +#include <linux/of_address.h>
> +#include <linux/of_pci.h>
> +#include <linux/of_platform.h>
> +#include <linux/pci.h>
> +#include <linux/platform_device.h>
> +#include <linux/io.h>
> +#include "pci-host-common.h"
> +#include "pci-sh7751.h"
> +
> +#define pcic_writel(val, reg) __raw_writel(val, pci_reg_base + (reg))
> +#define pcic_readl(reg) __raw_readl(pci_reg_base + (reg))
> +
> +unsigned long PCIBIOS_MIN_IO;
> +unsigned long PCIBIOS_MIN_MEM;
> +DEFINE_RAW_SPINLOCK(pci_config_lock);
I think this (pci_config_lock) can be static.
> +/*
> + * PCIC fixups
> + */
> +
> +static __initconst const struct fixups {
> + char *compatible;
> + void (*fixup)(void __iomem *, void __iomem *);
> +} fixup_list[] = {
> +};
> +
> +static __init void pcic_fixups(struct device_node *np,
> + void __iomem *pcic, void __iomem *bcr)
> +{
> + int i;
> + const struct fixups *f = fixup_list;
> +
> + for (i = 0; i < ARRAY_SIZE(fixup_list); i++) {
> + if (of_device_is_compatible(np, f->compatible)) {
> + f->fixup(pcic, bcr);
> + break;
> + }
> + }
> +}
This fixup feature looks unused (fixup_list[] is empty). Please
remove it unless it's needed.
> +
> +/*
> + * Direct access to PCI hardware...
> + */
> +#define CONFIG_CMD(bus, devfn, where) \
> + (0x80000000 | (bus->number << 16) | (devfn << 8) | (where & ~3))
> +
> +/*
> + * Functions for accessing PCI configuration space with type 1 accesses
> + */
> +static int sh4_pci_read(struct pci_bus *bus, unsigned int devfn,
> + int where, int size, u32 *val)
> +{
> + struct gen_pci *pci = bus->sysdata;
> + void __iomem *pci_reg_base = (void __iomem *)pci->cfg.res.start;
pci->cfg.res is a struct resource, which contains CPU physical
addresses. You would need to ioremap() those addresses before
accessing them.
> + unsigned long flags;
> + u32 data;
> +
> + /*
> + * PCIPDR may only be accessed as 32 bit words,
> + * so we must do byte alignment by hand
> + */
> + raw_spin_lock_irqsave(&pci_config_lock, flags);
> + pcic_writel(CONFIG_CMD(bus, devfn, where), SH4_PCIPAR);
> + data = pcic_readl(SH4_PCIPDR);
> + raw_spin_unlock_irqrestore(&pci_config_lock, flags);
> +
> + switch (size) {
> + case 1:
> + *val = (data >> ((where & 3) << 3)) & 0xff;
> + break;
> + case 2:
> + *val = (data >> ((where & 2) << 3)) & 0xffff;
> + break;
> + case 4:
> + *val = data;
> + break;
> + default:
> + return PCIBIOS_FUNC_NOT_SUPPORTED;
> + }
> +
> + return PCIBIOS_SUCCESSFUL;
> +}
> +
> +/*
> + * Since SH4 only does 32bit access we'll have to do a read,
> + * mask,write operation.
> + * We'll allow an odd byte offset, though it should be illegal.
PCI config space allows byte accesses at any alignment. Your hardware
is not fully PCI-compliant if it can only do 32-bit accesses. The
read/mask/write scheme works most of the time, but it will sometimes
corrupt RW1C bits in nearby registers.
> + */
> +static int sh4_pci_write(struct pci_bus *bus, unsigned int devfn,
> + int where, int size, u32 val)
> +{
> + struct gen_pci *pci = bus->sysdata;
> + void __iomem *pci_reg_base = (void __iomem *)pci->cfg.res.start;
> + unsigned long flags;
> + int shift;
> + u32 data;
> +
> + raw_spin_lock_irqsave(&pci_config_lock, flags);
> + pcic_writel(CONFIG_CMD(bus, devfn, where), SH4_PCIPAR);
> + data = pcic_readl(SH4_PCIPDR);
> + raw_spin_unlock_irqrestore(&pci_config_lock, flags);
> +
> + switch (size) {
> + case 1:
> + shift = (where & 3) << 3;
> + data &= ~(0xff << shift);
> + data |= ((val & 0xff) << shift);
> + break;
> + case 2:
> + shift = (where & 2) << 3;
> + data &= ~(0xffff << shift);
> + data |= ((val & 0xffff) << shift);
> + break;
> + case 4:
> + data = val;
> + break;
> + default:
> + return PCIBIOS_FUNC_NOT_SUPPORTED;
> + }
> +
> + pcic_writel(data, SH4_PCIPDR);
> +
> + return PCIBIOS_SUCCESSFUL;
> +}
> +
> +static struct gen_pci_cfg_bus_ops pci_sh7751_ops = {
> + .ops = {
> + .read = sh4_pci_read,
> + .write = sh4_pci_write,
> + },
> +};
> +
> +/*
> + * Called after each bus is probed, but before its children
> + * are examined.
Extra spaces at the beginnings of these lines.
> + */
> +void pcibios_fixup_bus(struct pci_bus *bus)
> +{
> +}
> +
> +/*
> + * We need to avoid collisions with `mirrored' VGA ports
> + * and other strange ISA hardware, so we always want the
> + * addresses to be allocated in the 0x000-0x0ff region
> + * modulo 0x400.
> + */
> +resource_size_t pcibios_align_resource(void *data, const struct resource *res,
> + resource_size_t size, resource_size_t align)
> +{
> + resource_size_t start = res->start;
> +
> + return start;
> +}
> +
> +int pci_mmap_page_range(struct pci_dev *dev, struct vm_area_struct *vma,
> + enum pci_mmap_state mmap_state, int write_combine)
> +{
> + /*
> + * I/O space can be accessed via normal processor loads and stores on
> + * this platform but for now we elect not to do this and portable
> + * drivers should not do this anyway.
> + */
> + if (mmap_state == pci_mmap_io)
> + return -EINVAL;
> +
> + /*
> + * Ignore write-combine; for now only return uncached mappings.
> + */
> + vma->vm_page_prot = pgprot_noncached(vma->vm_page_prot);
> +
> + return remap_pfn_range(vma, vma->vm_start, vma->vm_pgoff,
> + vma->vm_end - vma->vm_start,
> + vma->vm_page_prot);
> +}
> +
> +static const struct of_device_id sh7751_pci_of_match[] = {
> + { .compatible = "renesas,sh7751-pci", },
> + { },
> +};
> +MODULE_DEVICE_TABLE(of, sh7751_pci_of_match);
> +
> +static int __init area_sdram_check(void __iomem *pci_reg_base,
> + void __iomem *bcr,
> + unsigned int area)
Nobody checks the return value, so this could be void. "check" in the
name doesn't really tell us what it does. In fact, it looks like it
programs something.
> +{
> + unsigned long word;
> +
> + word = __raw_readl(bcr + SH7751_BCR1);
> + /* check BCR for SDRAM in area */
> + if (((word >> area) & 1) == 0) {
> + printk("PCI: Area %d is not configured for SDRAM. BCR1=0x%lx\n",
> + area, word);
> + return 0;
> + }
> + pcic_writel(word, SH4_PCIBCR1);
> +
> + word = __raw_readw(bcr + SH7751_BCR2);
> + /* check BCR2 for 32bit SDRAM interface*/
> + if (((word >> (area << 1)) & 0x3) != 0x3) {
> + printk("PCI: Area %d is not 32 bit SDRAM. BCR2=0x%lx\n",
> + area, word);
> + return 0;
> + }
> + pcic_writel(word, SH4_PCIBCR2);
> +
> + return 1;
> +}
> +
> +static __init int sh7751_pci_probe(struct platform_device *pdev)
> +{
> + struct resource *res, *wres;
> + u32 id;
> + u32 reg, word;
> + void __iomem *pci_reg_base;
> + void __iomem *bcr;
> + struct gen_pci *pci;
> +
> + pci = devm_kzalloc(&pdev->dev, sizeof(*pci), GFP_KERNEL);
> + if (!pci)
> + return -ENOMEM;
> +
> + res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
> + pci_reg_base = (void __iomem *)res->start;
res->start is a CPU physical address. You need to ioremap() it if you
want a virtual address.
> + if (IS_ERR(pci_reg_base))
platform_get_resource() returns a valid struct resource * or NULL for
error. This should check "!res" for error. Same below for "wres".
> + return PTR_ERR(pci_reg_base);
> +
> + wres = platform_get_resource(pdev, IORESOURCE_MEM, 1);
> + if (IS_ERR(wres))
> + return PTR_ERR(wres);
Shouldn't we be requesting these two regions (0 and 1)? Even if you
don't need to ioremap them, if the device consumes those two regions
of address space, they should be in iomem_resource so they appear in
/proc/iomem and so we don't allocate that space to anything else.
> + res = platform_get_resource(pdev, IORESOURCE_MEM, 2);
> + bcr = devm_ioremap_resource(&pdev->dev, res);
> + if (IS_ERR(pci_reg_base))
This looks like a typo for "bcr"? (s/pci_reg_base/bcr/ ?)
> + return PTR_ERR(bcr);
> +
> + /* check for SH7751/SH7751R hardware */
> + id = pcic_readl(SH7751_PCICONF0);
> + if (id != ((SH7751_DEVICE_ID << 16) | SH7751_VENDOR_ID) &&
> + id != ((SH7751R_DEVICE_ID << 16) | SH7751_VENDOR_ID)) {
> + pr_warn("PCI: This is not an SH7751(R)\n");
> + return -ENODEV;
> + }
> + dev_info(&pdev->dev, "PCI core found at %p\n",
> + pci_reg_base);
Save the struct resource pointer and use %pR instead of %p.
Please add a printk like:
dev_warn(&pdev->dev, "only 32-bit config accesses supported; smaller writes may corrupt adjacent RW1C fields\n")
> + /* Set the BCR's to enable PCI access */
s/BCR's/BCRs/ (apostrophe is for possessives or omitted letters, not
making things plural)
> + reg = __raw_readl(bcr);
> + reg |= 0x80000;
> + __raw_writel(reg, bcr);
> +
> + /* Turn the clocks back on (not done in reset)*/
> + pcic_writel(0, SH4_PCICLKR);
> + /* Clear Powerdown IRQ's (not done in reset) */
s/IRQ's/IRQs/
> + word = SH4_PCIPINT_D3 | SH4_PCIPINT_D0;
> + pcic_writel(word, SH4_PCIPINT);
> +
> + /* set the command/status bits to:
> + * Wait Cycle Control + Parity Enable + Bus Master +
> + * Mem space enable
> + */
> + word = SH7751_PCICONF1_WCC | SH7751_PCICONF1_PER |
> + SH7751_PCICONF1_BUM | SH7751_PCICONF1_MES;
> + pcic_writel(word, SH7751_PCICONF1);
> +
> + /* define this host as the host bridge */
> + word = PCI_BASE_CLASS_BRIDGE << 24;
> + pcic_writel(word, SH7751_PCICONF2);
> +
> + /* Set IO and Mem windows to local address
> + * Make PCI and local address the same for easy 1 to 1 mapping
> + */
> + word = wres->end - wres->start - 1;
> + pcic_writel(word, SH4_PCILSR0);
> + /* Set the values on window 0 PCI config registers */
> + word = P2SEGADDR(wres->start);
> + pcic_writel(word, SH4_PCILAR0);
> + pcic_writel(word, SH7751_PCICONF5);
> +
> + /* check BCR for SDRAM in specified area */
> + area_sdram_check(pci_reg_base, bcr, (wres->start >> 27) & 0x07);
> +
> + /* configure the wait control registers */
> + word = __raw_readl(bcr + SH7751_WCR1);
> + pcic_writel(word, SH4_PCIWCR1);
> + word = __raw_readl(bcr + SH7751_WCR2);
> + pcic_writel(word, SH4_PCIWCR2);
> + word = __raw_readl(bcr + SH7751_WCR3);
> + pcic_writel(word, SH4_PCIWCR3);
> + word = __raw_readl(bcr + SH7751_MCR);
> + pcic_writel(word, SH4_PCIMCR);
> +
> + pcic_fixups(pdev->dev.of_node, pci_reg_base, bcr);
> +
> + /* SH7751 init done, set central function init complete */
> + /* use round robin mode to stop a device starving/overruning */
Please use normal block comment style here and elsewhere, e.g.,
/*
* text...
* more text...
*/
> + word = SH4_PCICR_PREFIX | SH4_PCICR_CFIN | SH4_PCICR_ARBM;
> + pcic_writel(word, SH4_PCICR);
> +
> + pci->cfg.ops = &pci_sh7751_ops;
> + return pci_host_common_probe(pdev, pci);
> +}
> +
> +static __refdata struct platform_driver sh7751_pci_driver = {
> + .driver = {
> + .name = "sh7751-pci",
> + .of_match_table = sh7751_pci_of_match,
> + },
> + .probe = sh7751_pci_probe,
> +};
> +module_platform_driver(sh7751_pci_driver);
> +
> +MODULE_DESCRIPTION("SH7751 PCI driver");
> +MODULE_LICENSE("GPL v2");
> diff --git a/drivers/pci/host/pci-sh7751.h b/drivers/pci/host/pci-sh7751.h
> new file mode 100644
> index 0000000..4f8230e
> --- /dev/null
> +++ b/drivers/pci/host/pci-sh7751.h
> @@ -0,0 +1,269 @@
> +/*
> + * Low-Level PCI Support for SH7751 targets
> + *
> + * Dustin McIntire (dustin@...soria.com) (c) 2001
> + * Paul Mundt (lethal@...ux-sh.org) (c) 2003
> + *
> + * May be copied or modified under the terms of the GNU General Public
> + * License. See linux/COPYING for more information.
> + *
> + */
Since these definitions are only used in pci-sh7751.c, please move
them there so there's only one source file instead of two.
Many of the bitfield definitions are unused; you can also remove them.
> +#ifndef _PCI_SH7751_H_
> +#define _PCI_SH7751_H_
> +
> +#define SH4_PCICR 0x100 /* PCI Control Register */
> + #define SH4_PCICR_PREFIX 0xA5000000 /* CR prefix for write */
> + #define SH4_PCICR_FTO 0x00000400 /* TRDY/IRDY Enable */
> + #define SH4_PCICR_TRSB 0x00000200 /* Target Read Single */
> + #define SH4_PCICR_BSWP 0x00000100 /* Target Byte Swap */
> + #define SH4_PCICR_PLUP 0x00000080 /* Enable PCI Pullup */
> + #define SH4_PCICR_ARBM 0x00000040 /* PCI Arbitration Mode */
> + #define SH4_PCICR_MD 0x00000030 /* MD9 and MD10 status */
> + #define SH4_PCICR_SERR 0x00000008 /* SERR output assert */
> + #define SH4_PCICR_INTA 0x00000004 /* INTA output assert */
> + #define SH4_PCICR_PRST 0x00000002 /* PCI Reset Assert */
> + #define SH4_PCICR_CFIN 0x00000001 /* Central Fun. Init Done */
> +#define SH4_PCILSR0 0x104 /* PCI Local Space Register0 */
> +#define SH4_PCILSR1 0x108 /* PCI Local Space Register1 */
> +#define SH4_PCILAR0 0x10C /* PCI Local Addr Register1 */
> +#define SH4_PCILAR1 0x110 /* PCI Local Addr Register1 */
> +#define SH4_PCIINT 0x114 /* PCI Interrupt Register */
> + #define SH4_PCIINT_MLCK 0x00008000 /* Master Lock Error */
> + #define SH4_PCIINT_TABT 0x00004000 /* Target Abort Error */
> + #define SH4_PCIINT_TRET 0x00000200 /* Target Retry Error */
> + #define SH4_PCIINT_MFDE 0x00000100 /* Master Func. Disable Error */
> + #define SH4_PCIINT_PRTY 0x00000080 /* Address Parity Error */
> + #define SH4_PCIINT_SERR 0x00000040 /* SERR Detection Error */
> + #define SH4_PCIINT_TWDP 0x00000020 /* Tgt. Write Parity Error */
> + #define SH4_PCIINT_TRDP 0x00000010 /* Tgt. Read Parity Err Det. */
> + #define SH4_PCIINT_MTABT 0x00000008 /* Master-Tgt. Abort Error */
> + #define SH4_PCIINT_MMABT 0x00000004 /* Master-Master Abort Error */
> + #define SH4_PCIINT_MWPD 0x00000002 /* Master Write PERR Detect */
> + #define SH4_PCIINT_MRPD 0x00000001 /* Master Read PERR Detect */
> +#define SH4_PCIINTM 0x118 /* PCI Interrupt Mask */
> + #define SH4_PCIINTM_TTADIM BIT(14) /* Target-target abort interrupt */
> + #define SH4_PCIINTM_TMTOIM BIT(9) /* Target retry timeout */
> + #define SH4_PCIINTM_MDEIM BIT(8) /* Master function disable error */
> + #define SH4_PCIINTM_APEDIM BIT(7) /* Address parity error detection */
> + #define SH4_PCIINTM_SDIM BIT(6) /* SERR detection */
> + #define SH4_PCIINTM_DPEITWM BIT(5) /* Data parity error for target write */
> + #define SH4_PCIINTM_PEDITRM BIT(4) /* PERR detection for target read */
> + #define SH4_PCIINTM_TADIMM BIT(3) /* Target abort for master */
> + #define SH4_PCIINTM_MADIMM BIT(2) /* Master abort for master */
> + #define SH4_PCIINTM_MWPDIM BIT(1) /* Master write data parity error */
> + #define SH4_PCIINTM_MRDPEIM BIT(0) /* Master read data parity error */
> +#define SH4_PCIALR 0x11C /* Error Address Register */
> +#define SH4_PCICLR 0x120 /* Error Command/Data */
> + #define SH4_PCICLR_MPIO 0x80000000
> + #define SH4_PCICLR_MDMA0 0x40000000 /* DMA0 Transfer Error */
> + #define SH4_PCICLR_MDMA1 0x20000000 /* DMA1 Transfer Error */
> + #define SH4_PCICLR_MDMA2 0x10000000 /* DMA2 Transfer Error */
> + #define SH4_PCICLR_MDMA3 0x08000000 /* DMA3 Transfer Error */
> + #define SH4_PCICLR_TGT 0x04000000 /* Target Transfer Error */
> + #define SH4_PCICLR_CMDL 0x0000000F /* PCI Command at Error */
> +#define SH4_PCIAINT 0x130 /* Arbiter Interrupt Register */
> + #define SH4_PCIAINT_MBKN 0x00002000 /* Master Broken Interrupt */
> + #define SH4_PCIAINT_TBTO 0x00001000 /* Target Bus Time Out */
> + #define SH4_PCIAINT_MBTO 0x00000800 /* Master Bus Time Out */
> + #define SH4_PCIAINT_TABT 0x00000008 /* Target Abort */
> + #define SH4_PCIAINT_MABT 0x00000004 /* Master Abort */
> + #define SH4_PCIAINT_RDPE 0x00000002 /* Read Data Parity Error */
> + #define SH4_PCIAINT_WDPE 0x00000001 /* Write Data Parity Error */
> +#define SH4_PCIAINTM 0x134 /* Arbiter Int. Mask Register */
> +#define SH4_PCIBMLR 0x138 /* Error Bus Master Register */
> + #define SH4_PCIBMLR_REQ4 0x00000010 /* REQ4 bus master at error */
> + #define SH4_PCIBMLR_REQ3 0x00000008 /* REQ3 bus master at error */
> + #define SH4_PCIBMLR_REQ2 0x00000004 /* REQ2 bus master at error */
> + #define SH4_PCIBMLR_REQ1 0x00000002 /* REQ1 bus master at error */
> + #define SH4_PCIBMLR_REQ0 0x00000001 /* REQ0 bus master at error */
> +#define SH4_PCIDMABT 0x140 /* DMA Transfer Arb. Register */
> + #define SH4_PCIDMABT_RRBN 0x00000001 /* DMA Arbitor Round-Robin */
> +#define SH4_PCIDPA0 0x180 /* DMA0 Transfer Addr. */
> +#define SH4_PCIDLA0 0x184 /* DMA0 Local Addr. */
> +#define SH4_PCIDTC0 0x188 /* DMA0 Transfer Cnt. */
> +#define SH4_PCIDCR0 0x18C /* DMA0 Control Register */
> + #define SH4_PCIDCR_ALGN 0x00000600 /* DMA Alignment Mode */
> + #define SH4_PCIDCR_MAST 0x00000100 /* DMA Termination Type */
> + #define SH4_PCIDCR_INTM 0x00000080 /* DMA Interrupt Done Mask*/
> + #define SH4_PCIDCR_INTS 0x00000040 /* DMA Interrupt Done Status */
> + #define SH4_PCIDCR_LHLD 0x00000020 /* Local Address Control */
> + #define SH4_PCIDCR_PHLD 0x00000010 /* PCI Address Control*/
> + #define SH4_PCIDCR_IOSEL 0x00000008 /* PCI Address Space Type */
> + #define SH4_PCIDCR_DIR 0x00000004 /* DMA Transfer Direction */
> + #define SH4_PCIDCR_STOP 0x00000002 /* Force DMA Stop */
> + #define SH4_PCIDCR_STRT 0x00000001 /* DMA Start */
> +#define SH4_PCIDPA1 0x190 /* DMA1 Transfer Addr. */
> +#define SH4_PCIDLA1 0x194 /* DMA1 Local Addr. */
> +#define SH4_PCIDTC1 0x198 /* DMA1 Transfer Cnt. */
> +#define SH4_PCIDCR1 0x19C /* DMA1 Control Register */
> +#define SH4_PCIDPA2 0x1A0 /* DMA2 Transfer Addr. */
> +#define SH4_PCIDLA2 0x1A4 /* DMA2 Local Addr. */
> +#define SH4_PCIDTC2 0x1A8 /* DMA2 Transfer Cnt. */
> +#define SH4_PCIDCR2 0x1AC /* DMA2 Control Register */
> +#define SH4_PCIDPA3 0x1B0 /* DMA3 Transfer Addr. */
> +#define SH4_PCIDLA3 0x1B4 /* DMA3 Local Addr. */
> +#define SH4_PCIDTC3 0x1B8 /* DMA3 Transfer Cnt. */
> +#define SH4_PCIDCR3 0x1BC /* DMA3 Control Register */
> +#define SH4_PCIPAR 0x1C0 /* PIO Address Register */
> + #define SH4_PCIPAR_CFGEN 0x80000000 /* Configuration Enable */
> + #define SH4_PCIPAR_BUSNO 0x00FF0000 /* Config. Bus Number */
> + #define SH4_PCIPAR_DEVNO 0x0000FF00 /* Config. Device Number */
> + #define SH4_PCIPAR_REGAD 0x000000FC /* Register Address Number */
> +#define SH4_PCIMBR 0x1C4 /* Memory Base Address */
> + #define SH4_PCIMBR_MASK 0xFF000000 /* Memory Space Mask */
> + #define SH4_PCIMBR_LOCK 0x00000001 /* Lock Memory Space */
> +#define SH4_PCIIOBR 0x1C8 /* I/O Base Address Register */
> + #define SH4_PCIIOBR_MASK 0xFFFC0000 /* IO Space Mask */
> + #define SH4_PCIIOBR_LOCK 0x00000001 /* Lock IO Space */
> +#define SH4_PCIPINT 0x1CC /* Power Mgmnt Int. Register */
> + #define SH4_PCIPINT_D3 0x00000002 /* D3 Pwr Mgmt. Interrupt */
> + #define SH4_PCIPINT_D0 0x00000001 /* D0 Pwr Mgmt. Interrupt */
> +#define SH4_PCIPINTM 0x1D0 /* Power Mgmnt Mask Register */
> +#define SH4_PCICLKR 0x1D4 /* Clock Ctrl. Register */
> + #define SH4_PCICLKR_PCSTP 0x00000002 /* PCI Clock Stop */
> + #define SH4_PCICLKR_BCSTP 0x00000001 /* BCLK Clock Stop */
> +/* For definitions of BCR, MCR see ... */
> +#define SH4_PCIBCR1 0x1E0 /* Memory BCR1 Register */
> + #define SH4_PCIMBR0 SH4_PCIBCR1
> +#define SH4_PCIBCR2 0x1E4 /* Memory BCR2 Register */
> + #define SH4_PCIMBMR0 SH4_PCIBCR2
> +#define SH4_PCIWCR1 0x1E8 /* Wait Control 1 Register */
> +#define SH4_PCIWCR2 0x1EC /* Wait Control 2 Register */
> +#define SH4_PCIWCR3 0x1F0 /* Wait Control 3 Register */
> + #define SH4_PCIMBR2 SH4_PCIWCR3
> +#define SH4_PCIMCR 0x1F4 /* Memory Control Register */
> +#define SH4_PCIBCR3 0x1f8 /* Memory BCR3 Register */
> +#define SH4_PCIPCTR 0x200 /* Port Control Register */
> + #define SH4_PCIPCTR_P2EN 0x000400000 /* Port 2 Enable */
> + #define SH4_PCIPCTR_P1EN 0x000200000 /* Port 1 Enable */
> + #define SH4_PCIPCTR_P0EN 0x000100000 /* Port 0 Enable */
> + #define SH4_PCIPCTR_P2UP 0x000000020 /* Port2 Pull Up Enable */
> + #define SH4_PCIPCTR_P2IO 0x000000010 /* Port2 Output Enable */
> + #define SH4_PCIPCTR_P1UP 0x000000008 /* Port1 Pull Up Enable */
> + #define SH4_PCIPCTR_P1IO 0x000000004 /* Port1 Output Enable */
> + #define SH4_PCIPCTR_P0UP 0x000000002 /* Port0 Pull Up Enable */
> + #define SH4_PCIPCTR_P0IO 0x000000001 /* Port0 Output Enable */
> +#define SH4_PCIPDTR 0x204 /* Port Data Register */
> + #define SH4_PCIPDTR_PB5 0x000000020 /* Port 5 Enable */
> + #define SH4_PCIPDTR_PB4 0x000000010 /* Port 4 Enable */
> + #define SH4_PCIPDTR_PB3 0x000000008 /* Port 3 Enable */
> + #define SH4_PCIPDTR_PB2 0x000000004 /* Port 2 Enable */
> + #define SH4_PCIPDTR_PB1 0x000000002 /* Port 1 Enable */
> + #define SH4_PCIPDTR_PB0 0x000000001 /* Port 0 Enable */
> +#define SH4_PCIPDR 0x220 /* Port IO Data Register */
> +
> +/* Platform Specific Values */
> +#define SH7751_VENDOR_ID 0x1054
> +#define SH7751_DEVICE_ID 0x3505
> +#define SH7751R_DEVICE_ID 0x350e
> +
> +/* SH7751 Specific Values */
> +#define SH7751_PCI_CONFIG_BASE 0xFD000000 /* Config space base addr */
> +#define SH7751_PCI_CONFIG_SIZE 0x1000000 /* Config space size */
> +#define SH7751_PCI_MEMORY_BASE 0xFD000000 /* Memory space base addr */
> +#define SH7751_PCI_MEM_SIZE 0x01000000 /* Size of Memory window */
> +#define SH7751_PCI_IO_BASE 0xFE240000 /* IO space base address */
> +#define SH7751_PCI_IO_SIZE 0x40000 /* Size of IO window */
> +
> +#define SH7751_PCIREG_BASE 0xFE200000 /* PCI regs base address */
> +
> +#define SH7751_PCICONF0 0x0 /* PCI Config Reg 0 */
> + #define SH7751_PCICONF0_DEVID 0xFFFF0000 /* Device ID */
> + #define SH7751_PCICONF0_VNDID 0x0000FFFF /* Vendor ID */
> +#define SH7751_PCICONF1 0x4 /* PCI Config Reg 1 */
> + #define SH7751_PCICONF1_DPE 0x80000000 /* Data Parity Error */
> + #define SH7751_PCICONF1_SSE 0x40000000 /* System Error Status */
> + #define SH7751_PCICONF1_RMA 0x20000000 /* Master Abort */
> + #define SH7751_PCICONF1_RTA 0x10000000 /* Target Abort Rx Status */
> + #define SH7751_PCICONF1_STA 0x08000000 /* Target Abort Exec Status */
> + #define SH7751_PCICONF1_DEV 0x06000000 /* Timing Status */
> + #define SH7751_PCICONF1_DPD 0x01000000 /* Data Parity Status */
> + #define SH7751_PCICONF1_FBBC 0x00800000 /* Back 2 Back Status */
> + #define SH7751_PCICONF1_UDF 0x00400000 /* User Defined Status */
> + #define SH7751_PCICONF1_66M 0x00200000 /* 66Mhz Operation Status */
> + #define SH7751_PCICONF1_PM 0x00100000 /* Power Management Status */
> + #define SH7751_PCICONF1_PBBE 0x00000200 /* Back 2 Back Control */
> + #define SH7751_PCICONF1_SER 0x00000100 /* SERR Output Control */
> + #define SH7751_PCICONF1_WCC 0x00000080 /* Wait Cycle Control */
> + #define SH7751_PCICONF1_PER 0x00000040 /* Parity Error Response */
> + #define SH7751_PCICONF1_VPS 0x00000020 /* VGA Pallet Snoop */
> + #define SH7751_PCICONF1_MWIE 0x00000010 /* Memory Write+Invalidate */
> + #define SH7751_PCICONF1_SPC 0x00000008 /* Special Cycle Control */
> + #define SH7751_PCICONF1_BUM 0x00000004 /* Bus Master Control */
> + #define SH7751_PCICONF1_MES 0x00000002 /* Memory Space Control */
> + #define SH7751_PCICONF1_IOS 0x00000001 /* I/O Space Control */
> +#define SH7751_PCICONF2 0x8 /* PCI Config Reg 2 */
> + #define SH7751_PCICONF2_BCC 0xFF000000 /* Base Class Code */
> + #define SH7751_PCICONF2_SCC 0x00FF0000 /* Sub-Class Code */
> + #define SH7751_PCICONF2_RLPI 0x0000FF00 /* Programming Interface */
> + #define SH7751_PCICONF2_REV 0x000000FF /* Revision ID */
> +#define SH7751_PCICONF3 0xC /* PCI Config Reg 3 */
> + #define SH7751_PCICONF3_BIST7 0x80000000 /* Bist Supported */
> + #define SH7751_PCICONF3_BIST6 0x40000000 /* Bist Executing */
> + #define SH7751_PCICONF3_BIST3_0 0x0F000000 /* Bist Passed */
> + #define SH7751_PCICONF3_HD7 0x00800000 /* Single Function device */
> + #define SH7751_PCICONF3_HD6_0 0x007F0000 /* Configuration Layout */
> + #define SH7751_PCICONF3_LAT 0x0000FF00 /* Latency Timer */
> + #define SH7751_PCICONF3_CLS 0x000000FF /* Cache Line Size */
> +#define SH7751_PCICONF4 0x10 /* PCI Config Reg 4 */
> + #define SH7751_PCICONF4_BASE 0xFFFFFFFC /* I/O Space Base Addr */
> + #define SH7751_PCICONF4_ASI 0x00000001 /* Address Space Type */
> +#define SH7751_PCICONF5 0x14 /* PCI Config Reg 5 */
> + #define SH7751_PCICONF5_BASE 0xFFFFFFF0 /* Mem Space Base Addr */
> + #define SH7751_PCICONF5_LAP 0x00000008 /* Prefetch Enabled */
> + #define SH7751_PCICONF5_LAT 0x00000006 /* Local Memory type */
> + #define SH7751_PCICONF5_ASI 0x00000001 /* Address Space Type */
> +#define SH7751_PCICONF6 0x18 /* PCI Config Reg 6 */
> + #define SH7751_PCICONF6_BASE 0xFFFFFFF0 /* Mem Space Base Addr */
> + #define SH7751_PCICONF6_LAP 0x00000008 /* Prefetch Enabled */
> + #define SH7751_PCICONF6_LAT 0x00000006 /* Local Memory type */
> + #define SH7751_PCICONF6_ASI 0x00000001 /* Address Space Type */
> +/* PCICONF7 - PCICONF10 are undefined */
> +#define SH7751_PCICONF11 0x2C /* PCI Config Reg 11 */
> + #define SH7751_PCICONF11_SSID 0xFFFF0000 /* Subsystem ID */
> + #define SH7751_PCICONF11_SVID 0x0000FFFF /* Subsystem Vendor ID */
> +/* PCICONF12 is undefined */
> +#define SH7751_PCICONF13 0x34 /* PCI Config Reg 13 */
> + #define SH7751_PCICONF13_CPTR 0x000000FF /* PM function pointer */
> +/* PCICONF14 is undefined */
> +#define SH7751_PCICONF15 0x3C /* PCI Config Reg 15 */
> + #define SH7751_PCICONF15_IPIN 0x000000FF /* Interrupt Pin */
> +#define SH7751_PCICONF16 0x40 /* PCI Config Reg 16 */
> + #define SH7751_PCICONF16_PMES 0xF8000000 /* PME Support */
> + #define SH7751_PCICONF16_D2S 0x04000000 /* D2 Support */
> + #define SH7751_PCICONF16_D1S 0x02000000 /* D1 Support */
> + #define SH7751_PCICONF16_DSI 0x00200000 /* Bit Device Init. */
> + #define SH7751_PCICONF16_PMCK 0x00080000 /* Clock for PME req. */
> + #define SH7751_PCICONF16_VER 0x00070000 /* PM Version */
> + #define SH7751_PCICONF16_NIP 0x0000FF00 /* Next Item Pointer */
> + #define SH7751_PCICONF16_CID 0x000000FF /* Capability Identifier */
> +#define SH7751_PCICONF17 0x44 /* PCI Config Reg 17 */
> + #define SH7751_PCICONF17_DATA 0xFF000000 /* Data field for PM */
> + #define SH7751_PCICONF17_PMES 0x00800000 /* PME Status */
> + #define SH7751_PCICONF17_DSCL 0x00600000 /* Data Scaling Value */
> + #define SH7751_PCICONF17_DSEL 0x001E0000 /* Data Select */
> + #define SH7751_PCICONF17_PMEN 0x00010000 /* PME Enable */
> + #define SH7751_PCICONF17_PWST 0x00000003 /* Power State */
> +/* SH7751 Internal PCI Registers */
> +
> +/* Memory Control Registers */
> +#define SH7751_BCR1 0x0000 /* Memory BCR1 Register */
> +#define SH7751_BCR2 0x0004 /* Memory BCR2 Register */
> +#define SH7751_BCR3 0x0050 /* Memory BCR3 Register */
> +#define SH7751_WCR1 0x0008 /* Wait Control 1 Register */
> +#define SH7751_WCR2 0x000C /* Wait Control 2 Register */
> +#define SH7751_WCR3 0x0010 /* Wait Control 3 Register */
> +#define SH7751_MCR 0x0014 /* Memory Control Register */
> +
> +/* General Memory Config Addresses */
> +#define SH7751_CS0_BASE_ADDR 0x0
> +#define SH7751_MEM_REGION_SIZE 0x04000000
> +#define SH7751_CS1_BASE_ADDR (SH7751_CS0_BASE_ADDR + SH7751_MEM_REGION_SIZE)
> +#define SH7751_CS2_BASE_ADDR (SH7751_CS1_BASE_ADDR + SH7751_MEM_REGION_SIZE)
> +#define SH7751_CS3_BASE_ADDR (SH7751_CS2_BASE_ADDR + SH7751_MEM_REGION_SIZE)
> +#define SH7751_CS4_BASE_ADDR (SH7751_CS3_BASE_ADDR + SH7751_MEM_REGION_SIZE)
> +#define SH7751_CS5_BASE_ADDR (SH7751_CS4_BASE_ADDR + SH7751_MEM_REGION_SIZE)
> +#define SH7751_CS6_BASE_ADDR (SH7751_CS5_BASE_ADDR + SH7751_MEM_REGION_SIZE)
> +
> +#endif /* _PCI_SH7751_H_ */
> --
> 2.7.0
>
Powered by blists - more mailing lists