lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite for Android: free password hash cracker in your pocket
[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <20160506165715.GR24044@pd.tnic>
Date:	Fri, 6 May 2016 18:57:15 +0200
From:	Borislav Petkov <bp@...en8.de>
To:	Jason Baron <jbaron@...mai.com>
Cc:	tony.luck@...el.com, dougthompson@...ssion.com,
	mchehab@....samsung.com, linux-edac@...r.kernel.org,
	linux-kernel@...r.kernel.org
Subject: Re: [PATCH v2] ie31200_edac: add Skylake support

On Fri, May 06, 2016 at 11:18:47AM -0400, Jason Baron wrote:
> Skylake adjusts some register locations, but otherwise follows the
> existing model quite closely. I was able to verify that the 'ce_count'
> increments when 'bad dimms' are used. The accounting of 'ce_count' and
> 'ue_count' is the primary functionality of interesest for us.
> Tested on Intel(R) Xeon(R) CPU E3-1260L v5 @ 2.90GHz.
> 
> Signed-off-by: Jason Baron <jbaron@...mai.com>
> Acked-by: Tony Luck <tony.luck@...el.com>
> ---
>  drivers/edac/ie31200_edac.c | 121 ++++++++++++++++++++++++++++++++------------
>  1 file changed, 90 insertions(+), 31 deletions(-)

Applied, thanks.

-- 
Regards/Gruss,
    Boris.

ECO tip #101: Trim your mails when you reply.

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ