[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <573C1179.8060306@imgtec.com>
Date: Wed, 18 May 2016 07:53:45 +0100
From: Matt Redfearn <matt.redfearn@...tec.com>
To: Paul Burton <paul.burton@...tec.com>, <linux-mips@...ux-mips.org>,
"Ralf Baechle" <ralf@...ux-mips.org>
CC: Qais Yousef <qais.yousef@...tec.com>,
<linux-kernel@...r.kernel.org>,
Thomas Gleixner <tglx@...utronix.de>,
Markos Chandras <markos.chandras@...tec.com>
Subject: Re: [PATCH 2/3] MIPS: smp-cps: Clear Status IPL field when using EIC
On 17/05/16 15:31, Paul Burton wrote:
> When using an external interrupt controller (EIC) the interrupt mask
> bits in the cop0 Status register are reused for the Interrupt Priority
> Level, and any interrupts with a priority lower than the field will be
> ignored. Clear the field to 0 by default such that all interrupts are
> serviced.
>
> Signed-off-by: Paul Burton <paul.burton@...tec.com>
> ---
>
> arch/mips/kernel/smp-cps.c | 8 ++++++--
> 1 file changed, 6 insertions(+), 2 deletions(-)
>
> diff --git a/arch/mips/kernel/smp-cps.c b/arch/mips/kernel/smp-cps.c
> index 253e140..f19f0d3 100644
> --- a/arch/mips/kernel/smp-cps.c
> +++ b/arch/mips/kernel/smp-cps.c
> @@ -307,8 +307,12 @@ static void cps_init_secondary(void)
> if (cpu_has_mipsmt)
> dmt();
>
> - change_c0_status(ST0_IM, STATUSF_IP2 | STATUSF_IP3 | STATUSF_IP4 |
> - STATUSF_IP5 | STATUSF_IP6 | STATUSF_IP7);
> + if (cpu_has_veic)
> + clear_c0_status(ST0_IM);
> + else
> + change_c0_status(ST0_IM, STATUSF_IP2 | STATUSF_IP3 |
> + STATUSF_IP4 | STATUSF_IP5 |
> + STATUSF_IP6 | STATUSF_IP7);
> }
>
> static void cps_smp_finish(void)
Hi Paul
Reviewed-by: Matt Redfearn <matt.redfearn@...tec.com>
Tested-by: Matt Redfearn <matt.redfearn@...tec.com>
Thanks,
Matt
Powered by blists - more mailing lists