lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Mon, 13 Jun 2016 15:10:28 -0700 From: Kevin Hilman <khilman@...libre.com> To: Herbert Xu <herbert@...dor.apana.org.au> Cc: Neil Armstrong <narmstrong@...libre.com>, linux-crypto@...r.kernel.org, linux-amlogic@...ts.infradead.org, linux-kernel@...r.kernel.org, linux-arm-kernel@...ts.infradead.org, Matt Mackall <mpm@...enic.com> Subject: Re: [PATCH v2 0/3] hw_random: Add Amlogic Meson SoCs Random Generator driver Hi Herbert, Herbert Xu <herbert@...dor.apana.org.au> writes: > On Fri, Jun 10, 2016 at 10:21:52AM +0200, Neil Armstrong wrote: >> Add support for the Amlogic Meson SoCs Hardware Random generator as a hw_random char driver. >> The generator is a single 32bit wide register. >> Also adds the Meson GXBB SoC DTSI node and corresponding DT bindings. >> >> Changes since v1 at http://lkml.kernel.org/r/1464943621-18278-1-git-send-email-narmstrong@baylibre.com : >> - change to depend on ARCH_MESON || COMPILE_TEST >> - check buffer max size in read >> >> Neil Armstrong (3): >> char: hw_random: Add Amlogic Meson Hardware Random Generator >> dt-bindings: hwrng: Add Amlogic Meson Hardware Random Generator >> bindings >> ARM64: dts: meson-gxbb: Add Hardware Random Generator node > > All applied. Thanks. Could you take just the driver please? Due to lots of other activity in the DT, I'd prefer to send the DT & bindings though the arm-soc (via the amlogic tree.) Thanks, Kevin
Powered by blists - more mailing lists