linux-kernel - Re: [PATCH 4/4] spi: Document option to insert delay between transactions

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:	Thu, 30 Jun 2016 09:12:35 +0200
From:	Geert Uytterhoeven <geert@...ux-m68k.org>
To:	apronin@...omium.org
Cc:	Mark Brown <broonie@...nel.org>,
	"linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
	linux-spi <linux-spi@...r.kernel.org>,
	"devicetree@...r.kernel.org" <devicetree@...r.kernel.org>
Subject: Re: [PATCH 4/4] spi: Document option to insert delay between transactions

CC devicetree

On Thu, Jun 30, 2016 at 5:54 AM,  <apronin@...omium.org> wrote:
> From: Andrey Pronin <apronin@...omium.org>
>
> Some devices may need CS to be deasserted for some time
> between transactions. Added a new capability to guarantee
> a delay between SPI transactions for the device.
>
> Signed-off-by: Andrey Pronin <apronin@...omium.org>
> ---
>  Documentation/devicetree/bindings/spi/spi-bus.txt | 2 ++
>  1 file changed, 2 insertions(+)
>
> diff --git a/Documentation/devicetree/bindings/spi/spi-bus.txt b/Documentation/devicetree/bindings/spi/spi-bus.txt
> index 1b7ffd4..87c117a 100644
> --- a/Documentation/devicetree/bindings/spi/spi-bus.txt
> +++ b/Documentation/devicetree/bindings/spi/spi-bus.txt
> @@ -70,6 +70,8 @@ contain the following properties.
>                 sleep if there was no SPI activity (msec).
>  - cs-wake-duration - (optional) Time it takes the device to wake up after
>                 toggling CS if it went to sleep (msec).
> +- xfer-delay      - (optional) Delay to insert between SPI transactions
> +               to guarantee that CS is deasserted at least for some time.
>
>  Some SPI controllers and devices support Dual and Quad SPI transfer mode.
>  It allows data in the SPI system to be transferred in 2 wires(DUAL) or 4 wires(QUAD).
> --
> 2.6.6