[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20160711145854.GB16636@rob-hp-laptop>
Date: Mon, 11 Jul 2016 09:58:54 -0500
From: Rob Herring <robh@...nel.org>
To: William Wu <william.wu@...k-chips.com>
Cc: gregkh@...uxfoundation.org, balbi@...nel.org, heiko@...ech.de,
linux-rockchip@...ts.infradead.org, briannorris@...gle.com,
dianders@...gle.com, kever.yang@...k-chips.com,
huangtao@...k-chips.com, frank.wang@...k-chips.com,
eddie.cai@...k-chips.com, John.Youn@...opsys.com,
linux-kernel@...r.kernel.org, linux-usb@...r.kernel.org,
sergei.shtylyov@...entembedded.com, mark.rutland@....com,
devicetree@...r.kernel.org
Subject: Re: [PATCH v6 3/5] usb: dwc3: add phyif_utmi_quirk
On Thu, Jul 07, 2016 at 10:54:24AM +0800, William Wu wrote:
> Add a quirk to configure the core to support the
> UTMI+ PHY with an 8- or 16-bit interface. UTMI+ PHY
> interface is hardware property, and it's platform
> dependent. Normall, the PHYIf can be configured
s/Normall/Normally/
s/PHYIf/PHYIF/
> during coreconsultant. But for some specific usb
s/usb/USB/
> cores(e.g. rk3399 soc dwc3), the default PHYIf
> configuration value is fault, so we need to
> reconfigure it by software.
>
> And refer to the dwc3 databook, the GUSB2PHYCFG.USBTRDTIM
s/dwc3/DWC3/
> must be set to the corresponding value according to
> the UTMI+ PHY interface.
And wrap your lines at 70-74 characters.
Rob
Powered by blists - more mailing lists