linux-kernel - Re: [PATCH v6 3/8] arm, dts: add TC2 cpu capacity-dmips-mhz information

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <20160810154324.GJ3540@e106622-lin>
Date:	Wed, 10 Aug 2016 16:43:24 +0100
From:	Juri Lelli <juri.lelli@....com>
To:	Sudeep Holla <sudeep.holla@....com>
Cc:	linux-kernel@...r.kernel.org, linux-pm@...r.kernel.org,
	linux-arm-kernel@...ts.infradead.org, devicetree@...r.kernel.org,
	peterz@...radead.org, vincent.guittot@...aro.org,
	robh+dt@...nel.org, mark.rutland@....com, linux@....linux.org.uk,
	lorenzo.pieralisi@....com, catalin.marinas@....com,
	will.deacon@....com, morten.rasmussen@....com,
	dietmar.eggemann@....com, broonie@...nel.org,
	Liviu Dudau <liviu.dudau@....com>,
	Pawel Moll <pawel.moll@....com>,
	Ian Campbell <ijc+devicetree@...lion.org.uk>,
	Kumar Gala <galak@...eaurora.org>
Subject: Re: [PATCH v6 3/8] arm, dts: add TC2 cpu capacity-dmips-mhz
 information

Hi,

On 10/08/16 16:33, Sudeep Holla wrote:
> Hi Juri,
> 
> On 19/07/16 13:40, Juri Lelli wrote:
> >Add TC2 cpu capacity binding information.
> >
> 
> If you repost it,
> 
> s/binding//
> 

Yes, I think I'll need to repost, squashing the arm64 fix in the
appropriate patch. Thanks.

> >Cc: Liviu Dudau <liviu.dudau@....com>
> >Cc: Sudeep Holla <sudeep.holla@....com>
> 
> Acked-by: Sudeep Holla <sudeep.holla@....com>

Thanks!

> (assuming you take it via some other tree, let us know if it's
>  OK to merge the DTS separately and you want us to pick them)
> 

As per off-line discussion with Russell, binding doc and arm bits should
go via his patch system. While arm64 bits could go separately via aarch64.

Does this make sense?

Best,

- Juri