linux-kernel - Re: [PATCH v3 1/1] x86/platform/intel-mid: Implement power off sequence

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <1473260901.11323.85.camel@linux.intel.com>
Date:   Wed, 07 Sep 2016 18:08:21 +0300
From:   Andy Shevchenko <andriy.shevchenko@...ux.intel.com>
To:     Bryan O'Donoghue <pure.logic@...us-software.ie>,
        Ingo Molnar <mingo@...hat.com>, linux-kernel@...r.kernel.org,
        Thomas Gleixner <tglx@...utronix.de>,
        "H . Peter Anvin" <hpa@...or.com>, x86@...nel.org
Subject: Re: [PATCH v3 1/1] x86/platform/intel-mid: Implement power off
 sequence

On Wed, 2016-09-07 at 15:53 +0100, Bryan O'Donoghue wrote:
> On Wed, 2016-09-07 at 15:39 +0300, Andy Shevchenko wrote:
> > 
> > +#define IPCMSG_COLD_OFF                0x80    /* Only for Tangier
> > */
> 
> Andy, I'm wondering are these magic numbers documented somewhere ?

This one somewhere in SCU HAS, I can check it later (if I have access to
it).

-- 
Andy Shevchenko <andriy.shevchenko@...ux.intel.com>
Intel Finland Oy