[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <bc6bced1-e0cb-4239-7543-0302d00bde4e@hisilicon.com>
Date: Fri, 28 Oct 2016 09:19:38 +0800
From: Jiancheng Xue <xuejiancheng@...ilicon.com>
To: Stephen Boyd <sboyd@...eaurora.org>, Rob Herring <robh@...nel.org>
CC: <mturquette@...libre.com>, <mark.rutland@....com>,
<linux-clk@...r.kernel.org>, <devicetree@...r.kernel.org>,
<linux-kernel@...r.kernel.org>, <bin.chen@...aro.org>,
<elder@...aro.org>, <hermit.wangheming@...ilicon.com>,
<yanhaifeng@...ilicon.com>, <wenpan@...ilicon.com>
Subject: Re: [RESEND PATCH v2] clk: hisilicon: add CRG driver for Hi3798CV200
SoC
在 2016/10/28 8:25, Stephen Boyd 写道:
> On 10/27, Rob Herring wrote:
>> On Fri, Oct 21, 2016 at 09:37:10AM +0800, Jiancheng Xue wrote:
>>> Add CRG driver for Hi3798CV200 SoC. CRG(Clock and Reset
>>> Generator) module generates clock and reset signals used
>>> by other module blocks on SoC.
>>>
>>> Signed-off-by: Jiancheng Xue <xuejiancheng@...ilicon.com>
>>> ---
>>> change log
>>> v2:
>>> - Fixed compiling error when compiled as a module.
>>> - Fixed issues pointed by Stephen Boyd.
>>> - Added prefix HISTB for clock index macro definitions.
>>
>> What Stephen asked for is send this and the Hi3516CV300 series as one
>> series since there is a dependency.
>
> Exactly. Please resend both parts, along with Rob's ack on this
> one. I can review it all then and hopefully Rob will be ok with
> the other binding change.
>
I planed to send the Hi3516CV300 patch after this patch is accepted.
It's also OK to combine them as one series. I'll resend them.
Thanks,
Jiancheng
Powered by blists - more mailing lists