[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20170119004028.GA4857@codeaurora.org>
Date: Wed, 18 Jan 2017 16:40:28 -0800
From: Stephen Boyd <sboyd@...eaurora.org>
To: Bjorn Andersson <bjorn.andersson@...aro.org>
Cc: Vivek Gautam <vivek.gautam@...eaurora.org>,
Kishon Vijay Abraham I <kishon@...com>, robh+dt@...nel.org,
linux-kernel@...r.kernel.org, devicetree@...r.kernel.org,
mark.rutland@....com, srinivas.kandagatla@...aro.org,
linux-arm-msm@...r.kernel.org
Subject: Re: [PATCH v4 3/4] dt-bindings: phy: Add support for QMP phy
On 01/18, Bjorn Andersson wrote:
> On Tue 17 Jan 22:54 PST 2017, Vivek Gautam wrote:
> > On 01/16/2017 02:19 PM, Kishon Vijay Abraham I wrote:
> > > On Tuesday 10 January 2017 04:21 PM, Vivek Gautam wrote:
> [..]
> > > > + reset-names = "phy", "common", "cfg",
> > > > + "lane0", "lane1", "lane2";
> > > Each lane has a separate clock, separate reset.. why not create sub-nodes for
> > > each lane?
> >
> > Yes, each lane has separate pipe clock and resets.
> > I can have a binding such as written below.
>
> +1
>
> > Does it makes sense to pull in the tx, rx and pcs offsets as well
> > to the child node, and iomap the entire address space of the phy ?
> >
>
> Note that you don't have to follow the same structure in your device
> driver as you describe your hardware in devicetree.
>
> I would suggest that you replace the lane-offset and various lane
> specific resources with subnodes, but keep the driver "as is".
>
Didn't we already move away from subnodes for lanes in an earlier
revision of these patches? I seem to recall we did that because
lanes are not devices and the whole "phy as a bus" concept not
making sense.
--
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
a Linux Foundation Collaborative Project
Powered by blists - more mailing lists