lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <0BC42268B923E242A424F71EDDF4784F74CC7DE9@IRSMSX106.ger.corp.intel.com>
Date:   Sat, 4 Feb 2017 21:47:49 +0000
From:   "Luc, Piotr" <Piotr.Luc@...el.com>
To:     "Luc, Piotr" <Piotr.Luc@...el.com>,
        "hpa@...or.com" <hpa@...or.com>,
        "tglx@...utronix.de" <tglx@...utronix.de>,
        "linux-kernel@...r.kernel.org" <linux-kernel@...r.kernel.org>,
        "mingo@...nel.org" <mingo@...nel.org>,
        "linux-tip-commits@...r.kernel.org" 
        <linux-tip-commits@...r.kernel.org>
Subject: RE: [tip:x86/cpufeature] x86/cpufeature: Enable RING3MWAIT for
 Knights Mill

Hi Thomas,

It looks like there is a typo with the line with 'break' - it should be semicolon there.
Could you fix it, please?

Thx,
Piotr

> 
> Signed-off-by: Piotr Luc <piotr.luc@...el.com>
> Cc: Piotr.Luc@...el.com
> Cc: dave.hansen@...ux.intel.com
> Link: http://lkml.kernel.org/r/1484918557-15481-6-git-send-email-
> grzegorz.andrejczuk@...el.com
> Signed-off-by: Thomas Gleixner <tglx@...utronix.de>
> 
...
> +	case INTEL_FAM6_XEON_PHI_KNL:
> +	case INTEL_FAM6_XEON_PHI_KNM:
> +		break:
> +	default:
...

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ