[<prev] [next>] [<thread-prev] [day] [month] [year] [list]
Message-ID: <75890ac7-19db-0b8b-cc74-248c36ef4dab@jonmasters.org>
Date: Thu, 4 May 2017 19:36:08 -0400
From: Jon Masters <jcm@...masters.org>
To: Will Deacon <will.deacon@....com>,
Geetha Akula <geethasowjanya.akula@...il.com>
Cc: Mark Rutland <mark.rutland@....com>,
Geetha sowjanya <gakula@...iumnetworks.com>,
robin.murphy@....com, lorenzo.pieralisi@....com,
hanjun.guo@...aro.org, sudeep.holla@....com,
iommu@...ts.linux-foundation.org, jcm@...hat.com,
Linu Cherian <linu.cherian@...ium.com>,
linux-kernel@...r.kernel.org, linux-acpi@...r.kernel.org,
robert.richter@...ium.com, catalin.marinas@....com,
Geetha <gakula@...ium.com>, sgoutham@...ium.com,
linux-arm-kernel@...ts.infradead.org
Subject: Re: [PATCH 2/3] iommu/arm-smmu-v3: Add workaround for Cavium
ThunderX2 erratum #74
On 05/03/2017 05:47 AM, Will Deacon wrote:
> Hi Geetha,
>
> On Tue, May 02, 2017 at 12:01:15PM +0530, Geetha Akula wrote:
>> SMMU_IIDR register is broken on T99, that the reason we are using MIDR.
>
> Urgh, that's unfortunate. In what way is it broken?
>
>> If using MIDR is not accepted, can we enable errata based on SMMU resource size?
>> some thing like below.
>
> No, you need to get your model number added to IORT after all if the IIDR
> can't uniqely identify the part.
>
> Sorry
[I've pinged the IORT author directly with a copy of the above message]
Can folks please take action urgently if the IORT spec needs updating to
accommodate additional vendor IDs.
Jon.
Powered by blists - more mailing lists