lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20170530075739.w3uzqw42lhwblwaw@pd.tnic>
Date:   Tue, 30 May 2017 09:57:39 +0200
From:   Borislav Petkov <bp@...en8.de>
To:     Chris Packham <chris.packham@...iedtelesis.co.nz>
Cc:     mchehab@...nel.org, linux-edac@...r.kernel.org, mpe@...erman.id.au,
        linux-kernel@...r.kernel.org, linuxppc-dev@...ts.ozlabs.org
Subject: Re: [PATCH v3 0/3] EDAC: mv64x60: updates

On Tue, May 30, 2017 at 09:21:39AM +1200, Chris Packham wrote:
> I'm looking at making use of the mv64x60_edac driver for the armada processors.
> It appears that at least the DRAM ECC error reporting is the same block from
> the old Marvell Discovery class of processors. On the ARM side I need to get
> the error interrupts exposed first before I can send my second set of changes
> for this driver but this first set is just a series of cleanups.
> 
> Chris Packham (3):
>   EDAC: mv64x60: check driver registration success
>   EDAC: mv64x60: Fix pdata->name
>   EDAC: mv64x60: replace in_le32/out_le32 with readl/writel
> 
>  drivers/edac/mv64x60_edac.c | 94 +++++++++++++++++++++++----------------------
>  1 file changed, 49 insertions(+), 45 deletions(-)

All 3 applied, thanks.

-- 
Regards/Gruss,
    Boris.

Good mailing practices for 400: avoid top-posting and trim the reply.

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ