[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20170620004709.GD20170@codeaurora.org>
Date: Mon, 19 Jun 2017 17:47:09 -0700
From: Stephen Boyd <sboyd@...eaurora.org>
To: Srinivas Kandagatla <srinivas.kandagatla@...aro.org>
Cc: linux-clk@...r.kernel.org, Andy Gross <andy.gross@...aro.org>,
Michael Turquette <mturquette@...libre.com>,
linux-arm-msm@...r.kernel.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH] clk: gcc-msm8996: Add missing lpass smmu clks
On 06/12, Srinivas Kandagatla wrote:
> This patch adds missing LPASS smmu clks which are required by the audio driver.
>
> Signed-off-by: Srinivas Kandagatla <srinivas.kandagatla@...aro.org>
> ---
> drivers/clk/qcom/gcc-msm8996.c | 26 ++++++++++++++++++++++++++
> include/dt-bindings/clock/qcom,gcc-msm8996.h | 2 ++
> 2 files changed, 28 insertions(+)
>
> diff --git a/drivers/clk/qcom/gcc-msm8996.c b/drivers/clk/qcom/gcc-msm8996.c
> index 56e0a295c74e..6290ce551505 100644
> --- a/drivers/clk/qcom/gcc-msm8996.c
> +++ b/drivers/clk/qcom/gcc-msm8996.c
> @@ -2644,6 +2644,30 @@ static struct clk_fixed_factor ufs_rx_cfg_clk_src = {
> },
> };
>
> +static struct clk_branch gcc_hlos1_vote_lpass_core_smmu_clk = {
> + .halt_reg = 0x7d010,
Don't we need .halt_check = BRANCH_HALT_VOTED for these?
> + .clkr = {
> + .enable_reg = 0x7d010,
> + .enable_mask = BIT(0),
> + .hw.init = &(struct clk_init_data){
> + .name = "hlos1_vote_lpass_core_smmu_clk",
> + .ops = &clk_branch2_ops,
> + },
> + },
> +};
> +
> +static struct clk_branch gcc_hlos1_vote_lpass_adsp_smmu_clk = {
> + .halt_reg = 0x7d014,
> + .clkr = {
> + .enable_reg = 0x7d014,
> + .enable_mask = BIT(0),
> + .hw.init = &(struct clk_init_data){
> + .name = "hlos1_vote_lpass_adsp_smmu_clk",
> + .ops = &clk_branch2_ops,
> + },
> + },
> +};
> +
--
Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum,
a Linux Foundation Collaborative Project
Powered by blists - more mailing lists