linux-kernel - [GIT PULL 00/15] stm class/intel

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [thread-next>] [day] [month] [year] [list]

Message-Id: <20170825161606.2670-1-alexander.shishkin@linux.intel.com>
Date:   Fri, 25 Aug 2017 19:15:51 +0300
From:   Alexander Shishkin <alexander.shishkin@...ux.intel.com>
To:     Greg KH <greg@...ah.com>
Cc:     Mathieu Poirier <mathieu.poirier@...aro.org>,
        Chunyan Zhang <zhang.chunyan@...aro.org>,
        linux-kernel@...r.kernel.org,
        Alexander Shishkin <alexander.shishkin@...ux.intel.com>
Subject: [GIT PULL 00/15] stm class/intel_th: Updates for 4.14

Hi Greg,

These are the changes I have queued for 4.14. These are mostly updates for
intel_th: added support for a new output type, Cannon Lake PCH PCI IDs, a
rework for the subdevice management code, and better support for IOMMU.
STM side has one fix and one documentation update.

As usual, these are checkpatch/sparse/smatch/cppcheck/coccinelle clean.
Please consider pulling. Thanks!

The following changes since commit 5771a8c08880cdca3bfb4a3fc6d309d6bba20877:

  Linux v4.13-rc1 (2017-07-15 15:22:10 -0700)

are available in the git repository at:

  git://git.kernel.org/pub/scm/linux/kernel/git/ash/stm.git tags/stm-for-greg-20170825

for you to fetch changes up to a0e7df335afd2a8a8a688251ffee375b58b6517c:

  intel_th: Perform time resync on capture start (2017-08-25 18:48:00 +0300)

----------------------------------------------------------------
stm class / intel_th: Updates for 4.14

Intel TH:
 * Updated subdevice management code to better fit host mode
 * Added support for Low Power Path (LPP) output type
 * Fixed memory allocation with IOMMU enabled (DMAR tables)
 * Added Cannon Lake PCH PCI IDs
 * Added a quirk to force time sync on devices that need it

STM:
 * Fixed potential read overflow in ioctl()
 * Documented stm_ftrace source.

----------------------------------------------------------------
Alexander Shishkin (13):
      intel_th: pci: Enable bus mastering
      intel_th: Output devices without ports don't need assigning
      intel_th: Streamline the subdevice tree accessors
      intel_th: Make SOURCE devices children of the root device
      intel_th: Make the switch allocate its subdevices
      intel_th: msu: Use the real device in case of IOMMU domain allocation
      intel_th: Enumerate Low Power Path output port type
      intel_th: pti: Support Low Power Path output port type
      intel_th: pci: Add Cannon Lake PCH-H support
      intel_th: pci: Add Cannon Lake PCH-LP support
      intel_th: pci: Use drvdata for quirks
      intel_th: Add global activate/deactivate callbacks for the glue layers
      intel_th: Perform time resync on capture start

Chunyan Zhang (1):
      stm class: Document the stm_ftrace

Dan Carpenter (1):
      stm: Potential read overflow in stm_char_policy_set_ioctl()

 Documentation/trace/stm.txt           |  13 +-
 drivers/hwtracing/intel_th/core.c     | 359 ++++++++++++++++++++++++----------
 drivers/hwtracing/intel_th/gth.c      |  40 +++-
 drivers/hwtracing/intel_th/gth.h      |   5 +
 drivers/hwtracing/intel_th/intel_th.h | 104 ++++++++--
 drivers/hwtracing/intel_th/msu.c      |  12 +-
 drivers/hwtracing/intel_th/pci.c      |  67 ++++++-
 drivers/hwtracing/intel_th/pti.c      | 115 ++++++++++-
 drivers/hwtracing/intel_th/pti.h      |   8 +
 drivers/hwtracing/stm/core.c          |   2 +-
 10 files changed, 573 insertions(+), 152 deletions(-)