[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <alpine.DEB.2.20.1709041500300.2189@nanos>
Date: Mon, 4 Sep 2017 15:01:46 +0200 (CEST)
From: Thomas Gleixner <tglx@...utronix.de>
To: "Kirill A. Shutemov" <kirill@...temov.name>
cc: Ingo Molnar <mingo@...nel.org>,
Linus Torvalds <torvalds@...ux-foundation.org>,
linux-kernel@...r.kernel.org, "H. Peter Anvin" <hpa@...or.com>,
Peter Zijlstra <a.p.zijlstra@...llo.nl>,
Andrew Morton <akpm@...ux-foundation.org>,
Andy Lutomirski <luto@...nel.org>,
Borislav Petkov <bp@...en8.de>
Subject: Re: [GIT PULL] x86/mm changes for v4.14: PCID support, 5-level paging
support, Secure Memory Encryption support
On Mon, 4 Sep 2017, Kirill A. Shutemov wrote:
> On Mon, Sep 04, 2017 at 11:31:58AM +0200, Ingo Molnar wrote:
> > The main changes in this cycle are support for three new, complex hardware
> > features of x86 CPUs:
> >
> > - Add 5-level paging support, which is a new hardware feature on upcoming Intel
> > CPUs allowing up to 128 PB of virtual address space and 4 PB of physical RAM
> > space - a 256-fold increase over the old limits.
>
> Minor nitpick: I don't see where "256-fold" comes from.
>
> Virtual address space increased from 256 TB to 128 PB -- 512 times.
> Physical: 64 TB -> 4 PB -- 64 times.
See arch/x86/kernel/tsc.c:
-johnstul@...ibm.com "math is hard, lets go shopping!"
Powered by blists - more mailing lists