linux-kernel - Re: [PATCH] ARM: dts: dra7: Set a default parent to mcasp3_ahclkx

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Date:   Mon, 18 Sep 2017 17:03:45 +0530
From:   Keerthy <j-keerthy@...com>
To:     <tony@...mide.com>
CC:     <robh+dt@...nel.org>, <mark.rutland@....com>, <t-kristo@...com>,
        <linux-kernel@...r.kernel.org>, <linux-omap@...r.kernel.org>,
        <devicetree@...r.kernel.org>
Subject: Re: [PATCH] ARM: dts: dra7: Set a default parent to mcasp3_ahclkx_mux



On Wednesday 06 September 2017 07:09 PM, Keerthy wrote:
> Assign a default parent to mcasp3_ahclkx_mux clock using
> the assigned-clock-parents property. This is helpful in
> cases like kexec where in the clock parent can be something
> other than the value at reset.

Hi Tony,

A gentle ping on this.

Regards,
Keerthy

> 
> Suggested-by: Tero Kristo <t-kristo@...com>
> Signed-off-by: Keerthy <j-keerthy@...com>
> ---
>  arch/arm/boot/dts/dra7xx-clocks.dtsi | 2 ++
>  1 file changed, 2 insertions(+)
> 
> diff --git a/arch/arm/boot/dts/dra7xx-clocks.dtsi b/arch/arm/boot/dts/dra7xx-clocks.dtsi
> index cf229df..e62b628 100644
> --- a/arch/arm/boot/dts/dra7xx-clocks.dtsi
> +++ b/arch/arm/boot/dts/dra7xx-clocks.dtsi
> @@ -1817,6 +1817,8 @@
>  		clocks = <&abe_24m_fclk>, <&abe_sys_clk_div>, <&func_24m_clk>, <&atl_clkin3_ck>, <&atl_clkin2_ck>, <&atl_clkin1_ck>, <&atl_clkin0_ck>, <&sys_clkin2>, <&ref_clkin0_ck>, <&ref_clkin1_ck>, <&ref_clkin2_ck>, <&ref_clkin3_ck>, <&mlb_clk>, <&mlbp_clk>;
>  		ti,bit-shift = <24>;
>  		reg = <0x1868>;
> +		assigned-clocks = <&mcasp3_ahclkx_mux>;
> +		assigned-clock-parents = <&abe_24m_fclk>;
>  	};
>  
>  	mcasp3_aux_gfclk_mux: mcasp3_aux_gfclk_mux@...8 {
>