linux-kernel - Re: [PATCH v5 2/4] dmaengine: Add STM32 MDMA driver

lists.openwall.net		lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC
Open Source and information security mailing list archives

Hash Suite: Windows password security audit tool. GUI, reports in PDF.

[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]

Message-ID: <20171008091627.GJ30097@localhost>
Date:   Sun, 8 Oct 2017 14:46:27 +0530
From:   Vinod Koul <vinod.koul@...el.com>
To:     Pierre-Yves MORDRET <pierre-yves.mordret@...com>
Cc:     Rob Herring <robh+dt@...nel.org>,
        Mark Rutland <mark.rutland@....com>,
        Maxime Coquelin <mcoquelin.stm32@...il.com>,
        Alexandre Torgue <alexandre.torgue@...com>,
        Russell King <linux@...linux.org.uk>,
        Dan Williams <dan.j.williams@...el.com>,
        M'boumba Cedric Madianga <cedric.madianga@...il.com>,
        Fabrice GASNIER <fabrice.gasnier@...com>,
        Herbert Xu <herbert@...dor.apana.org.au>,
        Fabien DESSENNE <fabien.dessenne@...com>,
        Amelie Delaunay <amelie.delaunay@...com>,
        dmaengine@...r.kernel.org, devicetree@...r.kernel.org,
        linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org
Subject: Re: [PATCH v5 2/4] dmaengine: Add STM32 MDMA driver

On Thu, Sep 28, 2017 at 05:36:41PM +0200, Pierre-Yves MORDRET wrote:
> This patch adds the driver for the STM32 MDMA controller.
> 
> Master Direct memory access (MDMA) is used in order to provide high-speed
> data transfer between memory and memory or between peripherals and memory.
> 
> MDMA controller provides a master AXI interface for main memory and
> peripheral registers access (system access port) and a master AHB
> interface only for Cortex-M7 TCM memory access (TCM access port).
> 
> MDMA works in conjunction with the standard DMA controllers (DMA1 or DMA2).
> It offers up to 64 channels, each dedicated to managing memory access
> requests from one of the DMA stream memory buffer or other peripherals
> (w/ integrated FIFO).

Applied, thanks

-- 
~Vinod