[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20171016092624.GA1845@lvm>
Date: Mon, 16 Oct 2017 11:26:24 +0200
From: Christoffer Dall <cdall@...aro.org>
To: Eric Auger <eric.auger@...hat.com>
Cc: eric.auger.pro@...il.com, linux-kernel@...r.kernel.org,
kvm@...r.kernel.org, marc.zyngier@....com,
peter.maydell@...aro.org, andre.przywara@....com,
wanghaibin.wang@...wei.com, wu.wubin@...wei.com
Subject: Re: [PATCH 7/9] KVM: arm/arm64: vgic-its: free caches when
GITS_BASER Valid bit is cleared
Hi Eric,
On Mon, Sep 25, 2017 at 03:34:36PM +0200, Eric Auger wrote:
> When the GITS_BASER<n>.Valid gets cleared, the data structures in
> guest RAM are not provisionned anymore. The device, collection
> and LPI lists stored in the in-kernel ITS represent the same
> information in some form of cache. So let's void the cache.
Just a thought. What about the opposite case, if the BASERs were
previously not valid, and then become valid, is the ITS expected restore
the state from memory?
Thanks,
-Christoffer
Powered by blists - more mailing lists