lists.openwall.net   lists  /  announce  owl-users  owl-dev  john-users  john-dev  passwdqc-users  yescrypt  popa3d-users  /  oss-security  kernel-hardening  musl  sabotage  tlsify  passwords  /  crypt-dev  xvendor  /  Bugtraq  Full-Disclosure  linux-kernel  linux-netdev  linux-ext4  linux-hardening  linux-cve-announce  PHC 
Open Source and information security mailing list archives
 
Hash Suite: Windows password security audit tool. GUI, reports in PDF.
[<prev] [next>] [<thread-prev] [thread-next>] [day] [month] [year] [list]
Message-ID: <20171027032311.2am3x3fbrdxwr5oj@rob-hp-laptop>
Date:   Thu, 26 Oct 2017 22:23:11 -0500
From:   Rob Herring <robh@...nel.org>
To:     Weiyi Lu <weiyi.lu@...iatek.com>
Cc:     Matthias Brugger <matthias.bgg@...il.com>,
        Stephen Boyd <sboyd@...eaurora.org>,
        Mike Turquette <mturquette@...libre.com>,
        James Liao <jamesjj.liao@...iatek.com>,
        Fan Chen <fan.chen@...iatek.com>, devicetree@...r.kernel.org,
        linux-arm-kernel@...ts.infradead.org, linux-kernel@...r.kernel.org,
        linux-mediatek@...ts.infradead.org, linux-clk@...r.kernel.org,
        srv_heupstream@...iatek.com
Subject: Re: [PATCH v6 2/9] clk: mediatek: Add dt-bindings for MT2712 clocks

On Mon, Oct 23, 2017 at 12:10:33PM +0800, Weiyi Lu wrote:
> Add MT2712 clock dt-bindings, include topckgen, apmixedsys,
> infracfg, pericfg, mcucfg and subsystem clocks.
> 
> Signed-off-by: Weiyi Lu <weiyi.lu@...iatek.com>
> ---
>  include/dt-bindings/clock/mt2712-clk.h | 427 +++++++++++++++++++++++++++++++++
>  1 file changed, 427 insertions(+)
>  create mode 100644 include/dt-bindings/clock/mt2712-clk.h

Acked-by: Rob Herring <robh@...nel.org>

Powered by blists - more mailing lists

Powered by Openwall GNU/*/Linux Powered by OpenVZ