lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening PHC | |
Open Source and information security mailing list archives
| ||
|
Date: Thu, 9 Nov 2017 22:46:50 +0100 From: Luc Van Oostenryck <luc.vanoostenryck@...il.com> To: Palmer Dabbelt <palmer@...ive.com> Cc: albert@...ive.com, patches@...ups.riscv.org, open list <linux-kernel@...r.kernel.org> Subject: Re: [patches] [PATCH 0/2] riscv: pass endianness and machine size to sparse On Thu, Nov 9, 2017 at 10:36 PM, Palmer Dabbelt <palmer@...ive.com> wrote: > On Wed, 08 Nov 2017 21:53:52 PST (-0800), luc.vanoostenryck@...il.com wrote: >> The goal of these two patches is to ass endianness and machine >> size info to sparse so that sparse can emit correct diagnostics >> even when the endianness and machine size doesn't correspond to >> sparse's defaults. >> >> Luc Van Oostenryck (2): >> riscv: pass endianness info to sparse >> riscv: pass machine size to sparse >> >> arch/riscv/Makefile | 4 ++++ >> 1 file changed, 4 insertions(+) > > Thanks! I'll take these into the RISC-V tree. Well, better to hold one because someone has asked to treat the problem in a generic way (the same problem exist on other archs) and I certainly think it's indeed better. I'll sent a newer patch in a day or two. Sorry for this, -- Luc Van Oostenryck
Powered by blists - more mailing lists