lists.openwall.net | lists / announce owl-users owl-dev john-users john-dev passwdqc-users yescrypt popa3d-users / oss-security kernel-hardening musl sabotage tlsify passwords / crypt-dev xvendor / Bugtraq Full-Disclosure linux-kernel linux-netdev linux-ext4 linux-hardening linux-cve-announce PHC | |
Open Source and information security mailing list archives
| ||
|
Message-ID: <20171201012452.27086-2-yixun.lan@amlogic.com> Date: Fri, 1 Dec 2017 09:24:49 +0800 From: Yixun Lan <yixun.lan@...ogic.com> To: Neil Armstrong <narmstrong@...libre.com>, Jerome Brunet <jbrunet@...libre.com>, Kevin Hilman <khilman@...libre.com> CC: Rob Herring <robh+dt@...nel.org>, Mark Rutland <mark.rutland@....com>, Michael Turquette <mturquette@...libre.com>, Stephen Boyd <sboyd@...eaurora.org>, Carlo Caione <carlo@...one.org>, Yixun Lan <yixun.lan@...ogic.com>, Qiufang Dai <qiufang.dai@...ogic.com>, <linux-amlogic@...ts.infradead.org>, <devicetree@...r.kernel.org>, <linux-clk@...r.kernel.org>, <linux-arm-kernel@...ts.infradead.org>, <linux-kernel@...r.kernel.org> Subject: [PATCH v4 1/4] dt-bindings: clock: add compatible variant for the Meson-AXG Update the documentation to support clock driver for the Amlogic's Meson-AXG SoC. Acked-by: Rob Herring <robh@...nel.org> Signed-off-by: Yixun Lan <yixun.lan@...ogic.com> --- Documentation/devicetree/bindings/clock/amlogic,gxbb-clkc.txt | 7 +++++-- 1 file changed, 5 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/clock/amlogic,gxbb-clkc.txt b/Documentation/devicetree/bindings/clock/amlogic,gxbb-clkc.txt index 924040769186..e2b377ed6f91 100644 --- a/Documentation/devicetree/bindings/clock/amlogic,gxbb-clkc.txt +++ b/Documentation/devicetree/bindings/clock/amlogic,gxbb-clkc.txt @@ -5,8 +5,11 @@ controllers within the SoC. Required Properties: -- compatible: should be "amlogic,gxbb-clkc" for GXBB SoC, - or "amlogic,gxl-clkc" for GXL and GXM SoC. +- compatible: should be: + "amlogic,gxbb-clkc" for GXBB SoC, + "amlogic,gxl-clkc" for GXL and GXM SoC, + "amlogic,axg-clkc" for AXG SoC. + - reg: physical base address of the clock controller and length of memory mapped region. -- 2.15.0
Powered by blists - more mailing lists